

晶采光電科技股份有限公司 AMPIRE CO., LTD.

Specifications for LCD module

Customer	
Customer part no.	
Ampire part no.	AM-1024600D8TZQW-00H-A
Approved by	
Date	

- □ Preliminary Specification
- Formal Specification

AMPIRE CO., LTD.

4F., No.116, Sec. 1, Xintai 5th Rd., Xizhi Dist., New Taipei City221, Taiwan (R.O.C.)

新北市汐止區新台五路一段 116 號 4 樓(東方科學園區 A 棟)

TEL:886-2-26967269, FAX:886-2-26967196 or 26967270

Approved by	Checked by	Organized by
Patrick	Jessica	Simon

This Specification is subject to change without notice.

Date: 2025/05/26 AMPIRE CO., LTD. 1

RECORD OF REVISION

Page	Contents	Editor
-	New release	Simon
		- New release

1. Features

It's a 7 inches Amorphous-TFT-LCD (Thin Film Transistor Liquid Crystal Display) module. This module is composed of a 7" TFT-LCD panel, LED backlight.


- (1) Construction: 7" a-Si TFT active matrix, White LED Backlight.
- (2) Resolution (pixel): 1024 RGB (H) x 600 (V)
- (3) Number of the Colors: 16.7M colors (R, G, B 8 bit digital each), 8-bit resolution 256 gray-scale with dithering(6-bits DAC +2 bits FRC or HFRC)
- (4) LCD type: Normally Black
- (5) Interface: MIPI

Date: 2025/05/26

(6) New FPC & LED Driver IC: TPS61185RGER(TI)

2. Physical Specification

Item	Specifications	unit
LCD size	7 inch (Diagonal)	
Resolution	1024 x (RGB) x 600	dot
Pixel pitch	0.1506(W) x 0.1432(H)	mm
Color arrangement	RGB-stripe	



3. Absolute Max. Ratings

Date: 2025/05/26


Item	Symbol	Val	ues	Unit	Remark
item	Symbol	Min.	Max.		Remark
Power Voltage	VDD		4	V	
LED Driver Power Voltage	VLED	-0.3	19	V	
Operation Temperature	TOP	-20	70	\mathbb{C}	
Storage Temperature	TST	-30	80	$^{\circ}$	

Note(1) The absolute maximum rating values of this product are not allowed to be exceeded at any times. Should a module be used with any of the absolute maximum ratings exceeded, the characteristics of the module may not be recovered, or in an extreme case, the module may be permanently destroyed.


4. Backlight Driving Conditions

Item	Symbol	Min.	Тур.	Max.	Unit	Note
LED Driver Power Voltage	VLED		12	19	V	
LED Driver Power Current	ILED(VLED=12V)		289	-	mA	Ta=25°C
PWM Dimming DC	VDIMH	1.5		6	V	
active level	VDIML			0.6	V	
PWM Dimming Freq.	FDIM	0.2		20	kHz	
BLEN Pin High Voltage	VBLENH	1.4		1	٧	
BLEN Pin Low Voltage	VBLENL			0.8	V	
LED voltage	VAK		23.1	1	V	Note(1)
LED current	IAK		120		mA	Note(1)
LED life time			30		kHrs	Note(2)

- Note(1) The LED Supply Voltage is defined by the number of LED at Ta=25 $^{\circ}$ C and IAK=120 mA.
- Note(2) The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IAK=120mA. The LED lifetime could be decreased if operating IAK is larger than 120mA.



Note(3) When LCM is operated over 40° C ambient temperature, the IAK should be follow :




5. Optical Specifications

Itam		Condition		Values	Unit	Note		
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
	θL	Φ = 180° (9 o'clock)	80	85				
Viewing angle	θR	$\Phi = 0^{\circ}$ (3 o'clock)	80	85			NI-4-(4)	
(CR≧10)	θТ	$\Phi = 90^{\circ}$ (12 o'clock)	80	85		degree	Note(1)	
	θВ	Φ = 270° (6 o'clock)	80	85				
Deepered time	TON			13	20	msec	Note(2)	
Response time	TOFF			15	25	msec	Note(3)	
Contrast ratio	CR		600	800			Note(4)	
	WX			0.31				
	WY	Normal θ=Φ=0°			0.36	-		Note(5)
	RX				0.61			
Color	RY			Тур.	0.34	Тур.		
chromaticity	GX		-0.05	0.36	+0.05		Note(6)	
	GY			0.57				
	ВХ			0.10				
	BY			0.08				
Luminance (central point)	L		400	500		cd/m ²	Note(6)	
Luminance uniformity	YU		70	75		%	Note(6)	

Test Conditions:

VDD = 3.3V, IAK = 120 mA (Backlight current), the ambient temperature is 25° C. The test systems refer to Note (2).


Note(1) Definition of viewing angle range



Note(2) Definition of optical measurement system


Date: 2025/05/26

The optical characteristics should be measured in dark room. After 30 minutes operation, the optical properties are measured at the center point of the LCD screen. (Response time is measured by Photo detector TOPCON BM-7, other items are measured by BM-5A/Field of view: 1° / Height: 500mm.)



Note(3) Definition of Response time

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time (TON) is the time between photo detector output intensity changed from 90% to 10%. And fall time (TOFF) is the time between photo detector output intensity changed from 10% to 90%.



Note(4) Definition of contrast ratio

Note(5) Definition of color chromaticity (CIE1931)


Color coordinated measured at center point of LCD.

All input terminals LCD panel must be ground when measuring the center area of the panel.

Note(6) Definition of Luminance Uniformity

Date: 2025/05/26


Active area is divided into 9 measuring areas (Refer to bellow figure). Every measuring point is placed at the center of each measuring area.



Bmax : The measured maximum luminance of all measurement position.

Bmin: The measured minimum luminance of all measurement position.

6. Pixel format



7. Interface


Pin No. Symbol Function 1 VDD Power Supply Voltage 2 VDD Power Supply Voltage 3 VDD Power Supply Voltage 4 LED_EN LED Driver Enable 5 LED_PWM LED Driver PWM 6 NC No Connection 7 NC No Connection 8 NC No Connection 9 GND Ground 10 D2P MIPI data pair 2 positive signal 11 D2N MIPI data pair 2 negative signal 12 GND Ground 13 D1P MIPI data pair 1 positive signal 14 D1N MIPI data pair 1 negative signal 15 GND Ground 16 CLKP MIPI Clock positive signal 17 CLKN MIPI Clock negative signal 18 GND Ground 20 D0N MIPI data pair 0 positive signal 21 GND Ground	7. Interface						
2 VDD Power Supply Voltage 3 VDD Power Supply Voltage 4 LED_EN LED Driver Enable 5 LED_PWM LED Driver PWM 6 NC No Connection 7 NC No Connection 8 NC No Connection 9 GND Ground 10 D2P MIPI data pair 2 positive signal 11 D2N MIPI data pair 2 negative signal 12 GND Ground 13 D1P MIPI data pair 1 positive signal 14 D1N MIPI data pair 1 negative signal 15 GND Ground 16 CLKP MIPI Clock positive signal 17 CLKN MIPI Clock negative signal 18 GND Ground 19 D0P MIPI data pair 0 positive signal 20 D0N MIPI data pair 3 positive signal 21 GND Ground 22 D3P MIPI data pair 3 negative signal	Pin No.	Symbol	Function				
3	1	VDD	Power Supply Voltage				
4 LED_EN LED Driver Enable 5 LED_PWM LED Driver PWM 6 NC No Connection 7 NC No Connection 8 NC No Connection 9 GND Ground 10 D2P MIPI data pair 2 positive signal 11 D2N MIPI data pair 1 positive signal 12 GND Ground 13 D1P MIPI data pair 1 negative signal 14 D1N MIPI Clock positive signal 15 GND Ground 16 CLKP MIPI Clock positive signal 17 CLKN MIPI data pair 0 positive signal 18 GND Ground 19 D0P MIPI data pair 0 negative signal 20 D0N MIPI data pair 0 negative signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply	2	VDD	Power Supply Voltage				
5 LED_PWM LED Driver PWM 6 NC No Connection 7 NC No Connection 8 NC No Connection 9 GND Ground 10 D2P MIPI data pair 2 positive signal 11 D2N MIPI data pair 2 negative signal 12 GND Ground 13 D1P MIPI data pair 1 positive signal 14 D1N MIPI data pair 1 negative signal 15 GND Ground 16 CLKP MIPI Clock positive signal 17 CLKN MIPI Clock negative signal 18 GND Ground 19 D0P MIPI data pair 0 positive signal 20 D0N MIPI data pair 1 negative signal 21 GND Ground 22 D3P MIPI data pair 0 positive signal 23 D3N MIPI data pair 3 positive signal 24 GND Ground 25 GND Ground <	3	VDD	Power Supply Voltage				
6 NC No Connection 7 NC No Connection 8 NC No Connection 9 GND Ground 10 D2P MIPI data pair 2 positive signal 11 D2N MIPI data pair 2 negative signal 12 GND Ground 13 D1P MIPI data pair 1 positive signal 14 D1N MIPI data pair 1 negative signal 15 GND Ground 16 CLKP MIPI Clock positive signal 17 CLKN MIPI Clock negative signal 18 GND Ground 19 D0P MIPI data pair 0 positive signal 20 D0N MIPI data pair 0 negative signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground	4	LED_EN	LED Driver Enable				
7 NC No Connection 8 NC No Connection 9 GND Ground 10 D2P MIPI data pair 2 positive signal 11 D2N MIPI data pair 2 negative signal 12 GND Ground 13 D1P MIPI data pair 1 positive signal 14 D1N MIPI data pair 1 negative signal 15 GND Ground 16 CLKP MIPI Clock positive signal 17 CLKN MIPI Clock negative signal 18 GND Ground 19 D0P MIPI data pair 0 positive signal 20 D0N MIPI data pair 0 negative signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground	5	LED_PWM	LED Driver PWM				
8 NC No Connection 9 GND Ground 10 D2P MIPI data pair 2 positive signal 11 D2N MIPI data pair 2 negative signal 12 GND Ground 13 D1P MIPI data pair 1 positive signal 14 D1N MIPI data pair 1 negative signal 15 GND Ground 16 CLKP MIPI Clock positive signal 17 CLKN MIPI Clock positive signal 18 GND Ground 19 D0P MIPI data pair 0 positive signal 20 D0N MIPI data pair 0 negative signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection <td< td=""><td>6</td><td>NC</td><td>No Connection</td></td<>	6	NC	No Connection				
9 GND Ground 10 D2P MIPI data pair 2 positive signal 11 D2N MIPI data pair 2 negative signal 12 GND Ground 13 D1P MIPI data pair 1 positive signal 14 D1N MIPI data pair 1 negative signal 15 GND Ground 16 CLKP MIPI Clock positive signal 17 CLKN MIPI Clock negative signal 18 GND Ground 19 D0P MIPI data pair 0 positive signal 20 D0N MIPI data pair 0 negative signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 <td>7</td> <td>NC</td> <td>No Connection</td>	7	NC	No Connection				
10 D2P MIPI data pair 2 positive signal 11 D2N MIPI data pair 2 negative signal 12 GND Ground 13 D1P MIPI data pair 1 positive signal 14 D1N MIPI data pair 1 negative signal 15 GND Ground 16 CLKP MIPI Clock positive signal 17 CLKN MIPI Clock negative signal 18 GND Ground 19 D0P MIPI data pair 0 positive signal 20 D0N MIPI data pair 0 positive signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply	8	NC	No Connection				
11 D2N MIPI data pair 2 negative signal 12 GND Ground 13 D1P MIPI data pair 1 positive signal 14 D1N MIPI data pair 1 negative signal 15 GND Ground 16 CLKP MIPI Clock positive signal 17 CLKN MIPI Clock negative signal 18 GND Ground 19 D0P MIPI data pair 0 positive signal 20 D0N MIPI data pair 0 negative signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply	9	GND	Ground				
12 GND Ground 13 D1P MIPI data pair 1 positive signal 14 D1N MIPI data pair 1 negative signal 15 GND Ground 16 CLKP MIPI Clock positive signal 17 CLKN MIPI Clock negative signal 18 GND Ground 19 D0P MIPI data pair 0 positive signal 20 D0N MIPI data pair 0 negative signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply	10	D2P	MIPI data pair 2 positive signal				
13 D1P MIPI data pair 1 positive signal 14 D1N MIPI data pair 1 negative signal 15 GND Ground 16 CLKP MIPI Clock positive signal 17 CLKN MIPI Clock negative signal 18 GND Ground 19 D0P MIPI data pair 0 positive signal 20 D0N MIPI data pair 0 negative signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply	11	D2N	MIPI data pair 2 negative signal				
14 D1N MIPI data pair 1 negative signal 15 GND Ground 16 CLKP MIPI Clock positive signal 17 CLKN MIPI Clock negative signal 18 GND Ground 19 D0P MIPI data pair 0 positive signal 20 D0N MIPI data pair 0 negative signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply	12	GND	Ground				
15 GND Ground 16 CLKP MIPI Clock positive signal 17 CLKN MIPI Clock negative signal 18 GND Ground 19 DOP MIPI data pair 0 positive signal 20 DON MIPI data pair 0 negative signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply	13	D1P	MIPI data pair 1 positive signal				
16 CLKP MIPI Clock positive signal 17 CLKN MIPI Clock negative signal 18 GND Ground 19 D0P MIPI data pair 0 positive signal 20 D0N MIPI data pair 0 negative signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply	14	D1N	MIPI data pair 1 negative signal				
17 CLKN MIPI Clock negative signal 18 GND Ground 19 DOP MIPI data pair 0 positive signal 20 D0N MIPI data pair 0 negative signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply LED Driver Power Supply LED Driver Power Supply	15	GND	Ground				
18 GND Ground 19 D0P MIPI data pair 0 positive signal 20 D0N MIPI data pair 0 negative signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply	16	CLKP	MIPI Clock positive signal				
19 D0P MIPI data pair 0 positive signal 20 D0N MIPI data pair 0 negative signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply	17	CLKN	MIPI Clock negative signal				
20 DON MIPI data pair 0 negative signal 21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply	18	GND	Ground				
21 GND Ground 22 D3P MIPI data pair 3 positive signal 23 D3N MIPI data pair 3 negative signal 24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply 33 VLED LED Driver Power Supply	19	D0P	MIPI data pair 0 positive signal				
D3P MIPI data pair 3 positive signal D3N MIPI data pair 3 negative signal GROUND TO THE STREET TO THE STREE	20	D0N	MIPI data pair 0 negative signal				
D3N MIPI data pair 3 negative signal Ground Ground Ground Ground Ground Ground Ground Ground Roman Roman No Connection Reset No No Connection No Connection LED Driver Power Supply LED Driver Power Supply LED Driver Power Supply	21	GND	Ground				
24 GND Ground 25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply 33 VLED LED Driver Power Supply	22	D3P	MIPI data pair 3 positive signal				
25 GND Ground 26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply 33 VLED LED Driver Power Supply	23	D3N	MIPI data pair 3 negative signal				
26 GND Ground 27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply 33 VLED LED Driver Power Supply	24	GND	Ground				
27 GND Ground 28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply 33 VLED LED Driver Power Supply	25	GND	Ground				
28 NC No Connection 29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply 33 VLED LED Driver Power Supply	26	GND	Ground				
29 RST Reset 30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply 33 VLED LED Driver Power Supply	27	GND	Ground				
30 NC No Connection 31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply 33 VLED LED Driver Power Supply	28	NC	No Connection				
31 VLED LED Driver Power Supply 32 VLED LED Driver Power Supply 33 VLED LED Driver Power Supply	29	RST	Reset				
32 VLED LED Driver Power Supply 33 VLED LED Driver Power Supply	30	NC	No Connection				
33 VLED LED Driver Power Supply	31	VLED	LED Driver Power Supply				
	32	VLED	LED Driver Power Supply				
34 VLED LED Driver Power Supply	33	VLED	LED Driver Power Supply				
	34	VLED	LED Driver Power Supply				

8. Electrical Characteristics

8.1 DC Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Condition
Digital Power Supply Voltage	VDD		3.3		V	
Digital Power Supply Current	IDD		150		mA	

Parameter	Symbol	Min.	Тур.	Max.	Unit
	MIPI Charac	teristics for High S	peed Receiver		
Single-ended input low voltage	VILHS	-40	-	-	mV
Single-ended input high voltage	VIHHS	-		460	mV
Common-mode voltage	VCDRXDC	70	-	330	mV
Differential input impedance	ZID		100		ohm
HS transmit differential voltage(VOD=VDP-VDN)	Vod	140	200	250	mV
,	MIPI Chara	acteristics for Low	Power Mode		
Pad signal voltage range	Vı	-50	1/20-0	1350	mV
Ground shift	VGNDSH	-50		50	mV
Logic 0 input threshold	VIL	0		550	mV
Logic 1 input threshold	ViH	880		1350	mV
Input hysteresis	VHYST	25	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	_	mV
Output low level	Vol	-50	1	/ 50	mV
Output high level	Vон	NAJA10	1.2	1.3	V
Output impedance of Low	ZOLP (\gg (88)	//00///	125	ohm
Power Transmitter	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	N N		000	
Logic 0 contention threshold	VILED, MAX	₩ - (200	mV
Logic 0 contention threshold	MAN, GOHIN	450		-	mV



8.2 AC Characteristics

8.2.1 Input Timing Table (4Lane)

DE mode

	Parameter			Unit		
	Farameter	Symbol	Min.	Тур.	Max.	Offic
DCLK	frequency @Frame rate=60hz	fclk	40.8	51.2	67.2	Mhz
	Horizontal display area	thd		1024		DCLK
	HSYNC period time	th	1114	1344	1400	DCLK
	HSYNC blanking	thb+thfp	90	320 (376	DCLK
	Vertical display area	Tvd		600		Н
	VSYNC period time	Tv	610	635	/// 800	Н
	VSYNC blanking	Tvb+Tvfp	10	32 0	200	Н

HV mode (Horizontal input timing)

Parameter	Symbol		Value		Unit
Horizontal display area	(that)		1024		DCLK
DCLK frequency@ Frame rate≃66hz	fclk (Min:	Yyp.	Max.	
DOLK frequency@ Frame rate=00n2	ICIK (449	51.2	63	Mhz
1 Horizontal Line	(th)	200	1344	1400	
Min.			1		
HSYNC pulse width Typ	thpw		70		DCLK
Max	1		140		DCLK
HSYNC blanking	thb	160	160	160	
HSYNC front poreby	thfp	16	160	216	


HV mode (Vertical input timing)

Parameter	Cumbal		Value				
rarameter	Symbol	Min.	Тур.	Max.	Unit		
Vertical display area	tvd		•	Н			
VSYNC period time	tv	624	635	750	Н		
VSYNC pulse width	tvpw	1	10	20	Н		
VSYNC back porch	tvb	23	23	23	Н		
VSYNC front porch	tvfp	1	12	127	Н		

8.2.2 VDD/GRB AC characteristics


Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
VDD power slew rate	Tpor	-	-	20	ms	From 0 to 90% VDD
GRB active pulse width	T _{GRB}	1	-	-	ms	VDD=VDD_IF=
						1.8V
VDD resettle time	Tres	1	-	-	s.o	

(VDD_IF=1.8V, AVDD=8 to 13.5V, GND=AGND=GND_IF=0V,TA=-20 to +85 $^{\circ}\mathrm{C}$)



8.2.3 LP Transmitter AC Specification

Parameter		Symbol	Min	Тур	Max	Units	Notes
15%~85% risir	ng time and falling time	TRLP /TFLP	-	-	25	ns	-
30%~85% risir	ng time and falling time	Тпеот	-	-	35	ns	-
Pulse width	First LP EXOR clock						-
of LP	pulse after STOP state or				C		
exclusive-OR	Last pulse before stop	TLP-PULSE-TX	40	-	- M	\\ ns	
clock	state				$\mathcal{O}(\mathbb{R}^n)$		
	All other pulses		20	- <<	~{ \\\\\`	∕∨ns	-
Period of the L	P EXOR clock	T _{LP-PER-TX}	90	7	/ //- //n	mV/ns	-
Slew Rate @C	LOAD =0pF		30	<i>//-////</i>	500	mV/ns	-
Slew Rate @C		δ V/δ tsr	30		200	mV/ns	-
Slew Rate @C]	30		150	mV/ns	-
Slew Rate @C	CLOAD =70pF		30\\\	())	200	mV/ns	-
Load Capacita	nce	TRLP		V	\\\ 7 0	pF	-




8.2.4 Turnaround Procedure

Date: 2025/05/26


Turnaround Procedure Operation Timing Parameters

Tamareana Freedade Operation Timing Farameters					
Parameter	Symbol	Min	Тур	Max	Units
Length of any Low-Power state period: Master side	TLPX	50	-	75	ns
Length of any Low-Power state period: Slave side	TLPX	50	55.56	58.34	ns
Ratio of TLPX(Master)/ TLPX (Slave) between Master	Ratio	2/3	-	3/2	
and Slave side	TLPX				
Time-out before new TX side start driving	T _{TA-Sure}	T _{LPX}	- ^ '	2T _{LPX}	ns
Time to drive LP-00 by new TX	T _{TA-GET}	-	5ŢLPX	\\\ -\	ns
Time to drive LP-00 after Turnaround Request	T _{TA-GO}	-	₽ 1\\		ns
,	•	_	\sim \sim \sim \sim	•	




8.2.5 High speed transmission

Parameter	Symbol	Min	Тур	Max	Units
UI instantaneous	UIINST	2	-	12.5	ns
Data to Clock	Tskew(TX)	-0.15	-	0.15	UIINST
Skew(measured at					
transmitter)					
Data to Clock Setup	TSETUP(RX)	0.15	-	-	UIINST
time(measured at receiver)					
Data to Clock Hold	THOLD(RX)	0.15	-	- ^	Ulinst
time(measured at receiver)				1/1/10	\
20%~80% rise time and fall	Tr, Tf	150	-		⊘ ps
time		-	- <	(//0.3	Ulinst




8.2.6 High Speed Clock Transmission

Danamatan	C: male al	NA:	T	NA	I Indian
Parameter	Symbol	Min	Тур	Max	Units
Time that the transmitter shall continue sending	TCLK-POST	60+52UI	-	-	ns
HS clock after the last associated Data Lane has					
transitioned to LP mode					
Detection time that the clock has stopped	TCLK-MISS	-	-	60	ns
toggling					
Time to drive LP-00 to prepare for HS clock	TCLK-PREPARE	38	-	95	ns
transmission			. <		
Minimum lead HS-0 drive period before starting	TCLK-PREPARE	300	M-2	// -	ns
clock	+ TCLK-ZERO				
Time to enable Clock Lane receiver line	THS-TERM-EN	- 16	/// -////	38	ns
termination measured from when Dn cross		100	1 11 110		
V _{IL,MAX}					
Minimum time that the HS clock must be prior to	TCLK-PRE	1/8/	-	-	UI
any associated data lane beginning the					
transmission from LP to HS mode		()			
Time to drive HS differential state after last	TCLK TRAIL	60		-	ns
payload clock bit of a HS transmission burst		\mathbb{Z}_{n}			
	111113	1111	1		•
Clock Lane Disconnect	t				
Dp/Dn / Terminator	r				
TCLK-POST TFOT	T	CLK-SETTLE-			
→ H—Tournies	. ↓T _{CLK-TE}				
-VIH(min)					
-VIL(max)			Hadla		
X X / X X X X X X X X X X X X X		1 / // 1 /	/ IX X//X X	. x x/x x	X X IL X /





8.2.7 High Speed Data Transmission in Bursts




8.2.8 LP11 timing request between data transformation

When Clock lane of DSI TX chip always keeps High speed mode, then Clock lane never go back to Low power mode. If Date lane of TX chip needs to transmit the next new data transmission or sequence, after the end of Low power mode or High speed mode or BTA. Then TX chip needs to keep LP-11 stop state before the next new data transmission, no matter in Low power mode or High speed mode or BTA. The LP-11 minimum timing is required for RX chip in the following 9 conditions, include of LP—LP, LP—HS, HS—LP, HS—HS, BTA— BTA, LP— BTA, BTA— LP, HS— BTA, and BTA— HS. This rule is suitable for short or long packet between TX and RX data transmission.









Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Escape Mode Entry	TDHE	Max(150,32UI)	-	ı	ns


(4) Timing between HS-HS command







Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the new BTA	TDBB	150	-	-	ns


(6) Timing between LP-BTA command





Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Escape Mode Entry	TDBE	150	-	-	ns





Parameter	Symbol	Min	Тур	Max	Unit
LP-11 delay to start of the Entering High	TDBH	Max(150,32UI)	-	-	ns
Speed Mode					

8.2.9 Display Serial Interface (DSI)

Video Mode peripherals require pixel data delivered in real time. This section specifies the format and timing of DSI traffic for this type of display module.

8.2.10 Transmission Packet Sequences

DSI supports several formats, or packet sequences, for Video Mode data transmission. The peripheral's timing requirements dictate which format is appropriate. These terms are used throughout the following sections:

Non-Burst Mode with Sync Pulses — enables the peripheral to accurately reconstruct original video timing, including sync pulse widths.

Non-Burst Mode with Sync Events — similar to above, but accurate reconstruction of sync pulse widths is not required, so a single Sync Event is substituted.

Burst mode — RGB pixel packets are time-compressed, leaving more time during a scan line for LP mode (saving power) or for multiplexing other transmissions onto the DSI link.

In the following figures the Blanking or Low-Power Interval (BLLP) is defined as a period during which video packets such as pixel-stream and sync event packets are not actively transmitted to the peripheral. To enable PHY synchronization the host processor should periodically end HS transmission and drive the Data Lanes to the LP state. This transition should take place at least once per frame; shown as LPM in the figures in this section. It is recommended to return to LP state once per scanline during the horizontal blanking time. Regardless of the frequency of BLLP periods, the host processor is responsible for meeting all documented peripheral timing requirements. Note, at lower frequencies BLLP periods will approach, or become, zero.

During the BLLP the DSI Link may do any of the following:

Date: 2025/05/26

Remain in Idle Mode with the host processor in LP-11 state and the peripheral in LP-RX.

Transmit one or more non-video packets from the host processor to the peripheral using Escape Mode.

Transmit one or more non-video packets from the host processor to the peripheral using HS Mode.


If the previous processor-to-peripheral transmission ended with BTA, transmit one or more packets from the peripheral to the host processor using Escape Mode.

Transmit one or more packets from the host processor to a different peripheral using a different Virtual Channel ID.

The sequence of packets within the BLLP or RGB portion of a HS transmission is arbitrary. The host processor may compose any sequence of packets, including iterations, within the limits of the packet format definitions. For all timing cases, the first line of a frame shall start with VS; all other lines shall start with HS. This is also true in the special case when VSA+VBP=0. Note that the position of synchronization packets, such as VS and HS, in time is of utmost importance since this has a direct impact on the visual performance of the display panel.

Normally, RGB pixel data is sent with one full scan line of pixels in a single packet. Individual pixels shall not be split across packets.

Transmission packet components used in the figures in this section are defined in Figure below unless otherwise specified.



8.2.11 DSI Video Mode Interface Timing Legend

If a peripheral timing specification for HBP or HFP minimum period is zero, the corresponding

Blanking Packet may be omitted. If the HBP or HFP maximum period is zero, the corresponding blanking packet shall be omitted.


8.2.12 Clock Requirements

Date: 2025/05/26

A DSI host processor shall support continuous clock on the Clock Lane for display module that require it, so the host processor needs to keep the HS serial clock running.

8.2.13 Non-Burst Mode with Sync Pulses


With this format, the goal is to accurately convey DPI-type timing over the DSI serial Link. This includes matching DPI pixel-transmission rates, and widths of timing events like sync pulses. Accordingly, synchronization periods are defined using packets transmitting both start and end of sync pulses. An example of this mode is shown in Figure below.



Normally, periods shown as I (Horizontal Sync Active), HBP (Horizontal Back Porch) and HFP (Horizontal Front Porch) are filled by Blanking Packets, with lengths (including packet overhead) calculated to match the period specified by the peripheral's data sheet. Alternatively, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

8.2.14 Non-Burst Mode with Sync Events

This mode is a simplification of the format described in section "Non-Burst Mode with Sync Pulse" .Only the start of each synchronization pulse is transmitted. The peripheral may regenerate sync pulses as needed from each Sync Event packet received. Pixels are transmitted at the same rate as they would in a corresponding parallel display interface such as DPI-2. An example of this mode is shown in Figure below.




As with the previous Non-Burst Mode, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

8.2.15 Burst Mode

Date: 2025/05/26

In this mode, blocks of pixel data can be transferred in a shorter time using a time-compressed burst format. This is a good strategy to reduce overall DSI power consumption, as well as enabling larger blocks of time for other data transmissions over the Link in either direction. There may be a line buffer or similar memory on the peripheral to accommodate incoming data at high speed. Following HS pixel data transmission, the bus goes to Low Power Mode, during which it may remain idle, i.e. the host processor remains in LP-11 state, or LP transmission may take place in either direction. If the peripheral takes control of the bus for sending data to the host processor, its transmission time shall be limited to ensure data underflow does not occur from its internal buffer memory to the display device. An example of this mode is shown in Figure below.



Similar to the Non-Burst Mode scenario, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

9. Command Description

9.1 MIPI Control Register

Date: 2025/05/26

Following table list all the MIPI control registers and bit name definition for IC. Refer to the next section for detail register function description, please.


Setting of all the MIPI registers will take effect at the coming valid Vsync signal except GRB bit.

All the MIPI control registers and bit name definition:

					er a					MSB							LSB	default (hex)
No.	A7	A6	A5	A4	A3	A2	A1	A0	R/W	D7	D6	D5	D4	D3	D2	DI	DO	_
R00h	0	0	0	0	0	0	0	0	0		•		NOP	الحرا	1///	100		_
R01h	0	0	0	0	0	0	0	1	0				GRB	lla	11 110			_
R05h	0	0	0	0	0	0	0	1	0				RDNUMED()	BD)			_
R0Ah	0	0	0	0	1	0	1	0	1		GET/FOWER/Mode							_
R0Dh	0	0	0	0	1	1	0	1	1		GET_DISPLAY_Mode							_
R0Eh	0	0	0	0	1	1	1	0	1		SET SIGNAL_Mode(FBD)						_	
R0Fh	0	0	0	0	1	1	1	1	1		RDDSDR(TBD)						_	
R10h	0	0	0	1	0	0	0	0	0		ENTER SLEER MODE						_	
R11h	0	0	0	1	0	0	0	1	0		EXIT_SLEEP MODE						_	
R20h	0	0	1	0	0	0	0	0	Q		EXIT_INVERT_MODE							_
R21h	0	0	1	0	0	0	0	1	0		ENTER_INVERT_MODE							_
R36h	0	0	1	1	0	1	1	9	1/0	0 /	PE		0	0	0 (JPDN(0)	SHLR(1)	01
R80h	1	0	0	0	D	0	0	0	1/0		G2RV	3: 0] (1000)				0] (1000)		88
R81h	1	0	O	ď	ð	0	0	1	1/0		\ \ \ \ \	3:0] (1000)			G3R[3:	0] (1000))	88
R82h	1	0	0	D	Ó	0	1	0	(1/0			3:0] (1000)				0] (1000)		88
R83h	1	Ö	δ	0	0	0	1	1	1)0	#100		3:0] (1000)				0] (1000)		88
R84h	1	0	0	0	0	1	0	0	1/0	9		[3:0] (1000)				0] (1000)		88
R85h	1	0	0	0	0	1	0	1	1/0			[3:0] (1000)				:0] (1000		88
R86h	1	0	0	0	0	1	1	0	1/0			[3:0] (1000)				:0] (1000		88
RB0h	1	0	1	1	0	0	0	0	1/0	PWR_EN(0)		_	_	_	_		_	00
RB1h	1	0	1	1	0	0	0	1	1/0		l	HFRC(0)	DITHER(0)	BIST(0)	RES[1:	01 (00)	_	00
RB2h	1	0	1	1	0	0	1	0	1/0	_	NBW(0)	En_3lane(0)	En_2lane(0)	-	-		_	00
RB3h	1	0	1	1	0	0	1	1	1/0	-	-	-	-	-	FRAME(0) 8	EL[1:0]	00


10. Power ON/OFF sequence

In order to prevent IC from power on reset fail, the rising time (TPOR) of the digital power supply. VDD should be maintained within the given specifications. Refer to "AC Characteristics" for more detail on timing.



Note: CLK and Data Lanes should keep in LP11 (stop state) before GRB.

VDD power and LED on/off sequence are as follows. Interface signals are also shown in the chart. Signal shall be Hi-Z state or low level when VDD is off.



Davamatav		l luite		
Parameter	Min.	Тур.	Max.	Units
T1	0.5	-	10	[ms]
T2	0	40	50	[ms]
Т3	200	-	-	[ms]
T4	0.5	-	10	[ms]
T5	10	-	-	[ms]
T6	10	-	-	[ms]
Т7	0	-	-	[ms]
Т8	10	-	-	[ms]
Т9	-	-	10	[ms]
T10	110	-	-	[ms]
T11	0.5	16	50	[ms]
T12	-	-	100	[ms]
T13	1000	-	-	[ms]

11. Reliability Test Conditions

- in Rendering Foot conditions		
Test Item	Test Conditions	Note
High Temperature Operation	70±3°C , t=240 hrs	
Low Temperature Operation	-20±3°C , t=240 hrs	
High Temperature Storage	80±3°C , t=240 hrs	1,2
Low Temperature Storage	-30±3°C , t=240 hrs	1,2
Storage at High Temperature and Humidity	60°C, 90% RH , 240 hrs	1,2

- Note(1) Condensation of water is not permitted on the module.
- Note(2) The module should be inspired after 1 hour storage in normal conditions ($15\sim35^{\circ}$ C, $45\sim65\%$ RH).
- Note(3) The module shouldn't be tested over one condition, and all the tests are independent.
- Note(4) All reliability tests should be done without the protective film.

Definitions of life end point:

- Current drain should be smaller than the specific value.
- Function of the module should be maintained.
- Appearance and display quality should not have degraded noticeably.
- Contrast ratio should be greater than 50% of initial value.

12. General Precautions

12.1 Safety

(1) Liquid crystal is poisonous. Do not put it your month. If the liquid crystal touches you skin or clothes, you need to wash it off immediately with the soap and water.

12.2 Handling

- (1) The LCD panel is plate glass. Do not subject the panel to mechanical shock or excessive force on its surface.
- (2) The polarizer which attached to the display is easily damaged. Please handle it carefully to avoid scratch or other damages.
- (3) To avoid contamination on the display surface, do not touch the module surface with bare hands.
- (4) Keep a space so that the LCD panels do not touch other components.
- (5) Put on cover board such as acrylic board, which covers on the surface of LCD panel to protect panel from damages.
- (6) Transparent electrodes may be disconnected if you use the LCD panel under environmental conditions where the condensation of dew occurs.
- (7) Do not leave module in direct sunlight to avoid malfunction of the ICs.

12.3 Mechanism

(1) Please mount LCD module by using mounting holes arranged in four corners tightly.

12.4 Static Electricity

- (1) Be sure to ground module before you turn on power or operation module.
- (2) Do not apply voltage which exceeds the absolute maximum rating value.

12.5 Storage

- (1) Store the module in a dark room where it must keep at +25±10℃ and 65%RH or less.
- (2) Do not store the module in surroundings which are containing organic solvent or corrosive gas.
- (3) Store the module in an anti-electrostatic container or bag.


12.6 Cleaning


- (1) Do not wipe the polarizer with dry cloth. It might cause scratch.
- (2) Only use a soft sloth with IPA to wipe the polarizer, other chemicals might permanent damage to the polarizer.

12.7 Others

- (1) AMIPRE will provide one year warrantee for all products and three months warrantee for all repairing products.
- (2) Do not apply fixed pattern data signal to the LCD module as you are using the product.
- (3) Do not keep the LCD at the same display pattern continually. The residual image will happen and it will damage the LCD. Please use screen saver.

13. Outline Dimension





14. Package

TBD