

Model Name: P366IVN02.0

Issue Date: 2024/09/20

()Preliminary Specifications

(*)Final Specifications

Customer Signature	Date	AUO Display Plus Date							
Approved By		Approval by PM Director CT Wu							
Note	OULION	Reviewed by RD Director Lamy Chen							
Oisplay Plus		Reviewed by Project Leader MingYu Wu							
MO V		Prepared by PM SJ Ji							



Contents

1.	G	General Description	4
2.	Α	bsolute Maximum Ratings	6
3.	0	Optical Specification	7
4.	Ir	nterface Specification1	0
4.	1	Input power1	0
4.2	2	Input Connection1	1
4.3	3	Input Data Format1	
	4	.3.1 LVDS color data mapping	13
	4	.3.2 Color Input Data Reference	14
5.	S	ignal Timing Specification1	5
5.	1	Input Timing1	5
	5	.1.1. Timing table	
	5	.1.2. Signal Timing Waveform	16
5.2	2	Input interface characteristics1	
5.3	3	Power Sequence for LCD1	9
6.	В	Backlight Specification2	0
6.	1	Electrical specification2	0
6.2	_	Input Pin Assignment2	
7.	M	Mechanical Characteristics2	3
8.	R	Reliability Test Items2	6
9.	lr	nternational Standard2	7
9.	1	Safety2	
9.2	2	EMC	7
10.	Р	Packing2	8
10	.1	Definition of Label2	8
10	.2	Packing Methods2	9
10	.3	Pallet and Shipment Information3	0
11.	Ρ	recautions3	
11	.1.	Mounting Precautions3	
11	.2.	Operating Precautions3	1
11	.3.	Operating Condition for Public Information Display3	2
11	.4.	Electrostatic Discharge Control3	
11	.5.	Precautions for Strong Light Exposure3	
11	.6.	g	
11	.7.	Handling Precautions for Protection Film3	3
11		Dust Resistance3	
12.	Α	Appendix: Content Format3	4



Record of Revision

Version	Date	Page	Description
1.0	2024/04/15	All	First release
		4	Update Surface Treatment and Sunglasses Readability
2.0	2024/05/20	5	Update note 3
2.0	2024/05/20	6	Update note 3
		7	Update CR to 5000
2.1	2024/9/20	4	Outline Dimension: D: front bezel to DB cover
2.1	2024/9/20	19	Revise 6.1 Electrical specification
2.1	2024/9/20	20	Revise 6.2 Note1. input control signal threshold voltage definition
			X.ll.
			C)
			, 50,
			: 2
			AU CO
			70,
			E/O
			J
		11/9	
		5/-	
	Va.		
	~O,0,		
	1194		
	7		
110			
,			



1. General Description

This specification applies to the 36.6 inch Color TFT-LCD Module P366IVN02.0. This LCD module has a TFT active matrix type liquid crystal panel 1920x290 pixels, and diagonal size of 36.6 inch. This module supports 1920x290 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.

P366IVN02.0 has been designed to apply the 8-bit 2 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important. Special materials applied into this model is:

- 1. Liquid crystal: High Tni LC (110 $^{\circ}\mathrm{C}$) or Advanced wide temperature LC(-40 $^{\circ}\mathrm{C}$ ~110 $^{\circ}\mathrm{C}$)
- 2. Polarizer: Wide temperature polarizer (95°C)

* General Information

Items	Specification	Unit	Note
Active Screen Size	36.6	inch	
Display Area	919.296(H) x 138.852(V)	mm	
Outline Dimension	951.3(H) x 170.8(V) x 28.8 (D)	mm	D: front bezel to DB cover
Driver Element	a-Si TFT active matrix		
Display Colors	8 bit (16.7 million)	Colors	
Number of Pixels	1920x290	Pixel	
Pixel Pitch	0.4788 (H) x 0.4788 (W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Anti-Glare, 3H		Haze = 25%
Rotate Function	Unachievable		Note 1
Display Orientation	Portrait/Landscape Enabled		Note 2
Sunglasses Readability	Portrait mode or Landscape Mode		Note 3
Operating Time	24/7		See Chapter 11.3 for details
Frame Rate	60	Hz	See Chapter 5.1 for details
LED MTTF	50K	hours	See Chapter 6.1 for details

Note 1: Rotate Function refers to LCD display could be able to rotate. This function does not work in this model.

Note 2:

- (1) Landscape Mode: The default placement is T-Con Side on the lower side and the image is shown upright via viewing from the front.
- (2) Portrait Mode: The default placement is that T-Con side has to be placed on the left side via viewing from the front.

已註解 [a1]: 確認 model 是 8-bit or 10-bit

已註解 [P2]: 表面處理不同,硬度也會不同,請確認後再 update.請點開右下角白框參考 若為圓偏、敘述為: "Low Reflection, QWP", Refelctance<2%

Туре


已註解 [H呂3R2]:

2024/05/23 被要求改 AG25%但產品實際為 AG28%


已註解 [eva4]: Portrait mode 有對應的 RA 項目,需完成 驗證才能宣稱該機種支援 Portrait mode, T-con 位置圖請 EE RD 提供,與機構 RD 確認方向



Landscape (Front view)



Portrait (Front view)



Note 3:

The image can be seen via polarized sunglasses while this panel is placed in landscape or portrait mode.

Display Orientation:







Portrait



已註解 [TH黃5]: 高亮(≥1500nit) 線偏機種 請依照產品的偏光片角度選擇圖示.



2. Absolute Maximum Ratings


The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	V_{DD}	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	ТОР	-2 5	+60	[°C]	Note 2
Operating Humidity	НОР	10	90	[%RH]	Note 2
Storage Temperature	TST	-25	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

The relative humidity must not exceed 90% non-condensing at temperatures of 40 $^{\circ}$ C or less. At temperatures greater than 40 $^{\circ}$ C, the wet bulb temperature must not exceed 39 $^{\circ}$ C.

Note 3: Within the specified operating temperature range, the panel surface temperature (PST) must not exceed this value.



已註解 [B6]: 需 Pass -20~60 的 RA items 方可將操作 溫度改-20~60

溫度,濕度圖須選對應圖(如下)


已註解[a7]: -20~60度 請選此圖,請自行拉對角放大



3. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 500 mm from the LCD surface at a viewing angle of ϕ and θ equal to 0°.

 $\label{lem:fig.1} \textbf{Fig.1 presents additional information concerning the measurement equipment and method.}$



	5 ,	0 1 1		Values			
	Parameter	Symbol	Min.	Тур.	Max	Unit	Notes
Contras	t Ratio	CR	4200	5000			1
Surface	Luminance (White)	LwH	1320	1650		cd/m ²	2
Luminar	nce Variation	δ _{WHITE(9P)}	X \2		1.33		3
Respon	Response Time (G to G)		<u></u>	8	[16]	ms	4
Color G	amut	NTSC	,	50		%	
Color Co	Color Coordinates						
	Red	R _X		0.610			
-		R _Y		0.331			
	Green	Gx		0.335			
		G _Y	Tun 0.02	0.566	Tun 10.02		
	Blue	Bx	Typ0.03	0.158	Typ.+0.03		
	(9)	B _Y		0.106			
	White	Wx		0.313			
.(W _Y		0.329			
Viewing	Angle						5
	x axis, right(φ=0°)	θ_{r}	85	89		degree	
	x axis, left(φ=180°)	θι	85	89		degree	
	y axis, up(φ=90°)	θ_{u}	85	89		degree	
	y axis, down (φ=270°)	θ_d	85	89		degree	

Note:

已註解 [H呂8]: 2024/05/23 被要求改 5000,但 MRS 是提 報 4000

已註解 [P9]: RT:

60Hz: Typ 8, Max 16 120/240Hz: Typ 6, max 14

已註解 [B10]: 標準品選用 NTSC, 若為 NTSC 50%則改寫成 sRGB 72%

已註解 [P11]: Curve Module should change view angle value in x axis

^{1.} Contrast Ratio (CR) is defined mathematically as:




$\label{eq:contrast_contract} \begin{aligned} & \text{Contrast Ratio=} \frac{\text{Surface Luminance of L_{on5}}}{\text{Surface Luminance of L_{off5}}} \end{aligned}$

- Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels
 displaying white. From more information see FIG 2. LED current I_F = typical value (without driver board), LED
 input VDDB =24V, I_{DDB}. = Typical value (with driver board), L_{WH}=Lon5 where Lon5 is the luminance with all pixels
 displaying white at center 5 location.
- 3. The variation in surface luminance, δ WHITE is defined (center of Screen) as: $\delta_{WHITE(9P)} = Maximum(L_{on1}, L_{on2},...,L_{on9}) / Minimum(L_{on1}, L_{on2},...L_{on9})$
- 4. Response time T_Y is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on Frame rate = 60Hz to optimize.

Mea	asured			Target		
Respo	nse Time	0%	25%	50%	75%	100%
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
=	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	


T_Y is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)


The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright)" and "any level of gray(dark)".



已註解 [P12]: Here frame rate refers to display frame rate. For MEMC (60 Hz in 120Hz out) model, frame rate is 120Hz


FIG. 2 Luminance





5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

FIG.3 Viewing Angle



已註解 [P13]:

Standard: H/6, V/6 SEC model: H/9, V/9

Tartan: 依照實際量測手法標示



4. Interface Specification

4.1 Input power

The P366IVN02.0 module requires power inputs which are employed to power the LCD electronics and to drive the TFT array and liquid crystal.

Item		Symbol	Min.	Тур.	Max	Unit	Note
Power Supply Input Voltage		V_{DD}	10.8	12	13.2	V	1
Davies Comply Insuit Compant	Black pattern	1		0.22	0.26	Α)`
Power Supply Input Current	White pattern	IDD	-	0.34	0.41	cA	2
Dawar Canaumatian	Black pattern	Pc	-	2.63	3.15	Watt	2
Power Consumption	White pattern	PC	-	4.10	4.92	Watt	
Inrush Current		I _{RUSH}		-	2.8	Α	3

Note1. The ripple voltage should be fewer than 5% of VDD.

Note2. Test Condition:

- (1) V_{DD} = 12.0V, (2) Fv = 60Hz, (3) Fclk= 74.25MHz, (4) Temperature = 25 $^{\circ}\mathrm{C}$
- (5) Power dissipation check pattern. (Only for power design)


a. Black pattern



b. White pattern



Note3. Measurement condition : Rising time = 400us






4.2 Input Connection

■ LCD connector: JAE SJ11346-FI-RTE51SZ-HF / P-Two 187059-5122 / Starconn 115E51-0000RA-M3-R


PIN	Symbol	Description	Note	PIN	Symbol	Description	Note
1	N.C.	No connection	2	26	N.C.	No connection	2
2	N.C.	No connection	2	27	N.C.	No connection	2
3	N.C.	No connection	2	28	CH2_Y0-	LVDS Channel 2, Signal 0-	
4	N.C.	No connection	2	29	CH2_Y0+	LVDS Channel 2, Signal 0+	4
5	N.C.	No connection	2	30	CH2_Y1-	LVDS Channel 2, Signal 1-	
6	N.C.	No connection	2	31	CH2_Y1+	LVDS Channel 2, Signal 1+	
7	LVDS_SEL	Open/High(3.3V) for NS, Low(GND) for JEIDA	3	32	CH2_Y2-	LVDS Channel 2, Signal 2-	
8	N.C.	No connection	2	33	CH2_Y2+	LVDS Channel 2, Signal 2+	
9	N.C.	No connection	2	34	GND	Ground	
10	N.C.	No connection	2	35	CH2_CLK-	LVDS Channel 2, Clock -	
11	GND	Ground		36	CH2_CLK+	LVDS Channel 2, Clock +	
12	CH1_Y0-	LVDS Channel 1, Signal 0-		37	GND	Ground	
13	CH1_Y0+	LVDS Channel 1, Signal 0+		38	CH2_Y3-	LVDS Channel 2, Signal 3-	
14	CH1_Y1-	LVDS Channel 1, Signal 1-		39	CH2_Y3+	LVDS Channel 2, Signal 3+	
15	CH1_Y1+	LVDS Channel 1, Signal 1+	, 5	40	N.C.	No connection	2
16	CH1_Y2-	LVDS Channel 1, Signal 2-	.0	41	N.C.	No connection	2
17	CH1_Y2+	LVDS Channel 1, Signal 2+	0,	42	N.C.	No connection	2
18	GND	Ground		43	N.C.	No connection	2
19	CH1_CLK-	LVDS Channel 1, Clock -		44	GND	Ground	
20	CH1_CLK+	LVDS Channel 1, Clock +		45	GND	Ground	
21	GND	Ground		46	GND	Ground	
22	CH1_Y3-	LVDS Channel 1, Signal 3-		47	N.C.	No connection	2
23	CU1 V2	IVDC Channel 1 Signal 21		40	\/	Power Supply, +12V DC	
23	CH1_Y3+	LVDS Channel 1, Signal 3+		48	V _{DD}	Regulated	
24	N.C.	No connection	2	40	\/	Power Supply, +12V DC	
24	IV.C.	No connection		49	V _{DD}	Regulated	
25	NC	No connection	2	E0.	V	Power Supply, +12V DC	
25	N.C.	No connection	2	50	V _{DD}	Regulated	
D)			51	V _{DD}	Power Supply, +12V DC Regulated	



Note1. Pin number start from the left side as the following figure.



LVDS_SEL	Mode
H or OPEN	NS
L	Jeida



已註解 [P14]: 10 bit condition, 若有變動請參閱 EE 公版

SPEC




4.3 Input Data Format

4.3.1 LVDS color data mapping


LVDS Option for 8bit

■ LVDS Option NS



Note: x = 1, 2, 3, 4...

■ LVDS Option JEIDA



Note: x = 1, 2, 3, 4...

© Copyright AUO Display Plus Corporation 2024 All Rights Reserved.



4.3.2 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 8 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

8bit

											ı	nnıı	t Co	lor I	Data	a									
					RI	ΞD					GREEN										BI	UE			
	Color	MS	B		1 (1			LS	SB.	MS	R		OI (I			LS	R.	MS	R			0_		LS	SB.
		R7		R5	R4	R3	R2	R1	_		G6	G5	G4	G3	G2	_	G0	B7	В6	R5	B4	ВЗ	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	· ,	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	1	1	1	1			1	1
Color	Blue(255)		ļ -			ļ -						0				-		-				1	1		-
Coloi	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R						ļ																			
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
G				5																					
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																									
,(BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

已註解 [P15]:

1.8bit

2.10bit (8+FRC)

3.8 or 10 bit (bit selectable)

已註解 [B16]: 10bit 機種請刪除此表



5. Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

5.1 Input Timing

5.1.1. Timing table

Timing Table (DE only Mode)


Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Tv	1120	1125	1480	Th
Vertical Section	Active	Tdisp (v)		Th		
	Blanking	Tblk (v)	40	45	400	Th
	Period	Th	1060	1100	1325	Tclk
Horizontal Section	Active	Tdisp (h)	960			Tclk
	Blanking	Tblk (h)	100	140	365	Tclk
Clock	Frequency	Fclk=1/Tclk	53	74.25	82	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	60	67.5	73	KHz

Notes:

- (1) Display position is specific by the rise of DE signal only.
 Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.

已註解 [P17]: 5.1.1.1表格内容為 1920x1080_60Hz, AUO-12309,數值, 若有變動 請参照 EE 公版 spec 或與 EE RD 確認 5.1.2. Signal Timing Waveform

已註解 [P18]: 與 EE RD 確認後選擇使用的 wave form







5.2 Input interface characteristics

	Parameter	Symbol		Value	Unit	Note	
	rarameter	Symbol	Min.	Тур.	Max	Unit	Note
	Input Differential Voltage	V _{ID}	100	400	600	mV _{DC}	1
	Differential Input High Threshold Voltage	V _{TH}			+100	mV _{DC}	1
	Differential Input Low Threshold Voltage	V _{TL}	-100			mV _{DC}	1
	Input Common Mode Voltage	Vicm	1.1	1.25	1.4	V _{DC}	1
LVDS Interface	Input Channel Pair Skew Margin	tskew (CP)	-500		+500	ps	2
	Input Channel Pair Skew Margin (only for M'Star MST7428BB)	tskew (CP)	-400		+400	ps	2
	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%	- 0	Fclk +3%	MHz	3
	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30	16,0	200	KHz	3
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5) 	0.4 0.5	ns	8

Note1. VICM = 1.25V




Note2. Input Channel Pair Skew Margin






Note3. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.




Note4. Receiver Data Input Margin

- · · · · · · · · · · · · · · · · · · ·	3							
Parameter	Symbol	Rating			Symbol	100	Unit	Note
Farameter	Symbol	Min	Туре	Max	Ollit	Note		
Input Clock Frequency	Fclk	Fclk (min)	0	Fclk (max)	MHz	T=1/Fclk		
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns			
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns			
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns			
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns			
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns			
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns			
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns			





5.3 Power Sequence for LCD



Parameter	Min.	Тур.	Max	Unit
t1	0.4	4	30	ms
t2	0.1		50	ms
t3	400	-80.		ms
t4	0 ^{*1}			ms
t5	0			ms
t6	c\		*2	ms
t7	1000 ^{*3}			ms
T8	20 ^{*4}		50	ms
Т9	0			ms

Note:

- (1) t4=0 : concern for residual pattern before BLU turn off.
- (2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3) t7: When the power supply input voltage(VDD) is off, be sure to pull down the valid and invalid data to 0V.
- (4) When CMOS Interface signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible

已註解 [P19]: 表格內容為

1920x1080_50Hz/60Hz_AUO-12411K02, 若為其他規格

請參閱 EE 公版 spec 或與 EE RD 確認




6. Backlight Specification

6.1 Electrical specification

	Item	S	ymbol	Condition	Min	Тур	Max	Unit	Note	
1	Power Supply Input Voltage	VDDB		-	22.8	24	25.2	V	17	
2	Power Supply Input Current		I _{DDB}	VDDB=24V	-	1.53	1.68	A	1	
3	Power Consumption	P _{DDB}		VDDB=24V	-	36.6	40.3	Watt	1	
4	Inrush Current	Irush		VDDB=24V	-	-	4.0	Α	2	
5	Control signal voltage	V	Hi	VDDB=24V	2	-	3.6	V	-	
5	Control signal voltage	V _{Signal} Low			VDDD-24V	0	-X	8.0	V	3
6	Control signal current	Signal		VDDB=24V	- >	17	1.5	mA	-	
7	External PWM Duty ratio (input duty ratio)	D_EPWM		VDDB=24V	0,0	-	100	%	4	
8	External PWM Frequency	F_EPWM		VDDB=24V	120	-	960	Hz	4	
9	Input Impedance	Rin		VDDB=24V	300			Kohm	-	
10	LED MTTF	Ľ	TLED	9 -		50,000	-	Hr	5, 6	

Note 1: Dimming ratio= 100%, (Ta=25±5°C, Turn on for 45minutes)

Note 2: MAX input current while DB turn on, measurement condition VDDB rising time=20ms(VDDB: 10%~90%)



Note 3: When BLU off (VDDB = 24V, VBLON = 0V), IDDB (max) = 0.1A

Note 4: Less than 5% dimming control is functional well and no backlight shutdown happened

Note 5: LED MTTF is defined as the time which luminance of LED is 50% compared to its original value.

[Operating condition: Continuous operating at Ta = 25±2°C, for single LED only]

Note6: MTTF is a reference index, it is not representative of warranty.

已註解 [P20]: 本章節為有提供 Driver board 的模組使用. 詳細設定参考 EE Spec,若沒提供 driver board 讀用 Without Driver Board 版本本章節內容為 normal BLU, 若有其它 functon (scanning, boosting...)請参考 EE 公版 SPEC 或與 RD

確認



6.2 Input Pin Assignment

The module requires 1 power input .

LED Driver board connector:

CI0114M1HRL-NH(CviLux) or equivalent

CI0114M1HRL-NH(CviLux)

Pin	Symbol	Description	Note
1	VDDB	Power Supply Input Voltage	0
2	VDDB	Power Supply Input Voltage	Č
3	VDDB	Power Supply Input Voltage	
4	VDDB	Power Supply Input Voltage	
5	VDDB	Power Supply Input Voltage	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	GND	Ground	
11	NC	No connection	3
12	VBLON	BLU On-Off control:	1,2
13	N.C.	No connection	3
14	PDIM	External PWM	1,4

Note1. input control signal threshold voltage definition

7117					
Item	Symbol	Min.	Тур.	Max.	Unit
Input High Threshold Voltage	VIH	2	-	3.6	٧
Input Low Threshold Voltage	VIL	0	-	0.8	V

Note2. VBLON

Mode selection

VBLON	Note
H or OPEN	BL On
L	BL Off



Note3. Please leave this pin unoccupied. It cannot be connected by any signal (Low/GND/High).

Note4. PDIM

PWM Dimming range:



External PWM function dimming ratio 0%~100%, Judge condition as below:

- (1) Backlight module must be lighted ON normally.
- (2) All protection function must work normally.
- unction c. Any Confidential For Any Confidential Fo (3) Uniformity and flicker could be guaranteed at External PWM function dimming ratio 5%~100%




7. Mechanical Characteristics

The contents provide general mechanical characteristics for the model P366IVN02.0. In addition the figures in the next page are detailed mechanical drawing of the LCD.

Outline Dimension Depth (Dmin) 11.4 mm Bezel Depth (Dmax) 28.8 mm Front Bezel to Cover Bezel opening 923.3(H) x 142.8(V) mm U/D/L/R Bezel Width 14/14/14/14 mm U/D/L/R Display Area 919.3(H) x 138.85(V) mm Kg	<u> </u>	tem	Dimension	Unit	Note
Depth (Dmin) 11.4 mm Front bezel to Bezel to Bezel to Bezel to Bezel to Bezel to Front Bezel to Cover Depth (Dmax) 28.8 mm Front Bezel to Cover Bezel opening 923.3(H) x 142.8(V) mm U/D/L/R Bezel Width 14/14/14/14 mm U/D/L/R Display Area 919.3(H) x 138.85(V) mm Kg		Horizontal	951.3	mm	. 60
Outline Dimension Depth (Dmin) 11.4 mm Bezel Depth (Dmax) 28.8 mm Front Bezel to Cover Bezel opening 923.3(H) x 142.8(V) mm U/D/L/R Bezel Width 14/14/14/14 mm U/D/L/R Display Area 919.3(H) x 138.85(V) mm Kg		Vertical	170.8	mm	100
Depth (Dmax) 28.8 mm Cover		Depth (Dmin)	11.4	mm	Front bezel to I
Bezel Width	Outline Dimension	Depth (Dmax)	28.8	mm	Front Bezel to Cover
Display Area 919.3(H) x 138.85(V) mm		Bezel opening	923.3(H) x 142.8(V)	mm	
Weight 2.7 Kg		Bezel Width	14/14/14/14	mm	U/D/L/R
		Display Area	919.3(H) x 138.85(V)	mm	
oisplay Plus Conflidence	Ī		: (2)		
\(\sigma\).			~~~	Kg	



Front View




已註解 [B21]:

- 1.請 RD 註記平整度規格於圖面
- 2.圖紙 model name 須和產品一致,無須提供 part #
- 3. 請 R&D 提供直式圖檔 wmf(圖框 model name 在右
- 上,勿用橫式 wmf 選轉,以免圖型模糊
- 4.注意圖面是否有破線破面
- 5.標明 Driver board pin1 位置



Back View



已註解 [B22]:

- 6.請 RD 註記平整度規格於圖面
- 7.圖紙 model name 須和產品一致,無須提供 part #
- 8. 請 R&D 提供直式圖檔 wmf(圖框 model name 在右
- 上,勿用橫式 wmf 選轉,以免圖型模糊
- 9.注意圖面是否有破線破面
- 10.標明 Driver board pin1 位置



8. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60°C, 500hrs
2	Low temperature storage test	3	-25°C, 500hrs
3	High temperature operation test	3	50°C, 500hrs
4	High temperature and High humidity operation (THB)	3	60°C 75%, 500hrs
5	Low temperature operation test	3	-25℃, 500hrs
6	Vibration test (With carton)	1(PKG)	Random wave (1.04Grms 2~200Hz) Duration: X,Y,Z 20min per axes
7	Drop test (With carton)	1(PKG)	Height: 45.7cm Direction: 1 corner 3 edges 6 flats (ASTMD4169-I)
		enti'	y to the
	Drop test (With carton)	dentif	or Kyr.

已註解 [B23]: -20~60℃ 選用此表

已註解 [B24]: 若整箱重量小於 68Kg, 請參照包裝測試規 範



9. International Standard

9.1 Safety

- (1) UL 62368-1; Audio/video, information and communication technology equipment Part 1: Safety requirements.
- (2) IEC 62368-1; Audio/video, information and communication technology equipment Part 1: Safety requirements.
- (3) EN 62368-1; Audio/video, information and communication technology equipment Part 1: Safety requirements.

9.2 EMC


- (1) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998



10. Packing

10.1 Definition of Label

A. Panel Label:



Green mark description

- (1) For Pb Free Product, AUO will add (for identification.
- (2) For RoHs compatible products, AUO will add RoHS for identification.

Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)


B. Carton Label:



已註解 [P25]:請依實際狀況修改 carton 標籤的數量,型號,料號,料號後兩碼為 XX



10.2 Packing Methods



已註解 [B26]:請向包材 RD 索取該機種包裝規範圖面,

須註明 Control board 擺放方向


1.CB on bottom side

2.CB on top side3.CB on middle side



10.3 Pallet and Shipment Information

			Dacking Domark		
	Item	Qty.	Dimension	Weight (kg)	Packing Remark
1	Packing Box	6pcs/box	1041(L)mm*380 (W)mm*300(H)mm	27	
2	Pallet	1	1150mm*1100mm*132mm(T42)	16	
3	Boxes per Pallet	12 boxes/Pa	12 boxes/Pallet (By Air) ; 9Boxes/Pallet (By Sea)		Sea->Double Pallet
4	Panels per Pallet	72 pcs/pallet(By Air) ; 54 pcs/Pallet (By Sea)			Sea->Double Pallet
5	Pallet	1(by Air)	1150 (L)mm*1100(W)mm*1332(H)mm	340 (by Air)	100
	after packing	1 (by Sea)	1150 (L)mm*1100(W)mm*1032(H)mm	259 (by Sea)	40DC
					Double Pallet





11. Precautions

Please pay attention to the followings when you use this TFT LCD module.

11.1. Mounting Precautions

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

11.2. Operating Precautions

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (2) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it may become lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may



be important to minimize the interface.

(7) The conductive material and signal cables are kept away from LED driver inductor to prevent abnormal display, sound noise and temperature rising.

11.3. Operating Condition for Public Information Display

The device listed in the product specification is designed and manufactured for PID (Public Information Display) application. To optimize module's lifetime and function, below operating usages are required.

- (1) Normal operating condition
 - A. Operating temperature: -25~60°C
 - B. Operating humidity: 10~90%
 - C. Display pattern: dynamic pattern (Real display).
 Note) Long-term static display would cause image sticking.
- (2) Operation usage to protect against image sticking due to long-term static display.
 - A. Suitable operating time: under 24 hours a day
 - B. Liquid Crystal refresh time is required. Cycling display between 5 minutes' information (static) display and 10 seconds' moving image.
 - C. Periodically change background and character (image) color.
 - D. Avoid combination of background and character with large different luminance.
- (3) Periodically adopt one of the following actions after long time display.
 - A. Running the screen saver (motion picture or black pattern)
 - B. Power off the system for a while
- (4) LCD system is required to place in well-ventilated environment. Adapting active cooling system is highly recommended.
- (5) Product reliability and functions are only guaranteed when the product is used under right operation usages. If product will be used in extreme conditions, such as high temperature/ humidity, display stationary patterns, or long operation time etc..., it is strongly recommended to contact ADP for filed application engineering advice. Otherwise, its reliability and function may not be guaranteed. Extreme conditions are commonly found at airports, transit stations, banks, stock market and controlling systems.

11.4. Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

已註解 [B27]: DT 機種為 5~90%



11.5. Precautions for Strong Light Exposure

- (1) Strong light exposure causes degradation of polarizer and color filter.
- (2)To keep display function well as a digital signage application, especially the component of TFT is very sensitive to sunlight, it is necessary to set up blocking device protecting panel from radiation of ambient environment.

11.6. Storage

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.
- (3) Storage condition is guaranteed under packing conditions.
- (4) The phase transition of Liquid Crystal in the condition of the low or high storage temperature will be recovered when the LCD module returns to the normal condition.

11.7. Handling Precautions for Protection Film

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ionblown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

11.8. Dust Resistance

- (1) AUO module dust tests are conducted with marked holes (see Figure 1) to comply with JIS D0207.
- (2) To prevent particles from entering the module, please ensure the set has all the highlighted areas (holes and slits) adequately sealed or covered by set mechanism.
- (3) ADP's testing procedure cannot replicate all real world operation scenarios. It is up to the module user to apply the most appropriate dust resistance solution for its particular application.


已註解 [B28]:





已註解 [eva29]: 請機構 RD 提供圖面

已註解 [B30]: 非 Tartan 機種請移除此章節



12. Appendix: Content Format

■ FHD (1920x 1080) / LVDS interface

FHD (1920 x 1080) / LVDS interface

