

Model Name: P420IVN02.1

Issue Date: 2025/04/22

)Preliminary Specifications (*)Final Specifications

Date	AUO Display Plus	Date
Display El	Approval by PM Director CT Wu	
n jor	Reviewed by RD Director Lamy Chen Reviewed by Project Leader Peiyu Tsai	
	Prepared by PM SJ Ji	
	Jus Confidential Justernal Use Only Justernal 15:51:22	
	Display P Display P Display P Display P Display P	Reviewed by RD Director Lamy Chen Reviewed by Project Leader Peiyu Tsai Prepared by PM SJ Ji



Contents

1.	General Description	
2.	Absolute Maximum Ratings	6
3.	Optical Specification	7
4.	Interface Specification	10
4.		
4.2	2 Input Connection	11
4.3	3 Input Data Format	13
	4.3.1 LVDS color data mapping	13
	4.3.2 Color Input Data Reference	
5.	Signal Timing Specification	
5.′		
	5.1.1. Timing table	
	5.1.2. Signal Timing Waveform	
5.2		19
5.3		
6.	Backlight Specification	
6.′		
6.2	2 Input Pin Assignment	23
6.3	3 Power Sequence for Backlight	25
7.	Mechanical Characteristics	
8.	Reliability Test Items	
9.	International Standard	
9.′		
9.2		
10.	Packing	31
10		
10	0.2 Packing Methods	32
10	.3 Pallet and Shipment Information	33
11.	Precautions	34
11	.1. Mounting Precautions	34
11	.2. Operating Precautions	34
11	.3. Operating Condition for Public Information Display	35
11	.4. Electrostatic Discharge Control	
	.5. Precautions for Strong Light Exposure	
	.6. Storage	
11	.7. Handling Precautions for Protection Film	
11	8 Dust Resistance	36



Record of Revision

ersion/	Date	Page	Description
0.0	2023/07/03		First preliminary spec sheet release
0.1	2023/07/24	31	Update Label
		4	Sunglasses Readability: Landscape mode
0.2	2023/10/25	27	Correct the outline Torrance, (x: ± 3 => ± 2.5 , ± 2 => ± 1.5)
			Revised the orientation of 2D drawing.
1.0	2025/04/22	0,	Final spec released
1.0	2025/04/22	4	Update Special materials : Liquid crystal and Polarizer
		27	Add thickness(FB to DB cover) and tolerance markings
		27	Mark the CN and Pin1 position in the drawing
		29	Revised Vibration (non-operation)
		31	Revise New Label format
			alay ince Eliza
			Dial FO 12:2
		U	JET 060"
			025
	-	OY F	F
			4jal
			eden any
			Committee
			2/1/2
			rem 17
			215011111111111111111111111111111111111
			7 5 02 13
			14 2000 C
		, P	201
	8	0,	
			antia W
		1	"Las Our



1. General Description

This specification applies to the 42.2-inch Color TFT-LCD Module P420IVN02.1. This LCD module has a TFT active-matrix type liquid crystal panel 1920x480 pixels, and diagonal size of 42.2 inch. This module supports 1920x480 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit/10-bit gray scale signal for each dot.

P420IVN02.1 has been designed to apply the 8-bit/10-bit 2 channel LVDS interface method. The main feature of P420IVN02.1 would be high brightness, high contrast, wide viewing angle, high color saturation, symmetry narrow bezel, Edge LED backlight and high color depth. Special materials applied into this model are:

- 1. Liquid crystal: Advanced wide temperature LC(-40°C ~110°C)
- 2. Polarizer: Wide temperature polarizer (95°C)

* General Information

2. Polarizer: Wide temperat	ture polarizer (95°ℂ)		
General Information			
Items	Specification	Unit	Note
Active Screen Size	42.2	inch	
Display Area	1039.68(H) x 259.92(V)	mm	
Outline Dimension	1067.48(H) x 287.72(V) x 27(D)	mm	D: front bezel to D/B cover
Driver Element	a-Si TFT active matrix		
Display Colors	8 bit /10 bit(8bit+FRC)	Colors	8 bit/10 bit selectable
Number of Pixels	1920x480	Pixel	
Pixel Pitch	0.54 (H) x 0.54 (W)	mm	
Pixel Arrangement	RGB vertical stripe	4:10	
Display Operation Mode	Normally Black	SIL	Yan
Surface Treatment	Anti-Glare, 3H	160	Haze = 28%
Rotate Function	Unachievable	0-	Note 1
Display Orientation	Portrait/Landscape Enabled	2	Note 2
Sunglasses Readability	Landscape Mode		Note 3
Operating Time	24/7		See Chapter 11.3 for details
Frame Rate	60	Hz	See Chapter 5.1 for details
LED MTTF	50K	hours	See Chapter 6.1 for details



Note 1:


Rotate Function refers to LCD display could be able to rotate. This function does not work in this model.


Note 2:

- (1) Landscape Mode: The default placement is T-Con Side on the Upper side, and the image is shown upright via viewing from the front.
- (2) Portrait Mode: The default placement is that T-Con side has to be placed on the right side via viewing from the front.

Landscape (Front view)

Portrait (Front view)





Note 3:

The image can be seen via polarized sunglasses while this panel is placed in landscape or portrait mode.

Display Orientation:







Portrait



Polarized Sunglasses



2. Absolute Maximum Ratings


The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	V _{DD}	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	ТОР	-20	+60	[°C]	Note 2
Operating Humidity	НОР	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39℃ and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40 ℃ or less. At temperatures greater than 40°C, the wet bulb temperature must not exceed 39°C.






3. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 500 mm from the LCD surface at a viewing angle of φ and θ equal to 0° .

Fig.1 presents additional information concerning the measurement equipment and method.



D		150		Values		1.114	NI.4.
Paramete	er	Symbol	Min.	Тур.	Max	Unit	Notes
Contrast Ratio		CR	3200	4000			1
Surface Luminance (V	Vhite)	Lwh	1200	1500		cd/m ²	2
Luminance Variation	40	δwнite(9Р)			1.33		3
Response Time (G to	G)	Тү		8	1	ms	4
Color Gamut		NTSC		72		%	
Color Coordinates				nfice	O_{III}		
Red		R _X	E Co	0.651			
		Ry	SINA	0.337			
Green		Gx	" nute,	0.321			
		Gy	T 0.00	0.613	T 0 00		
Blue	7/100	Bx	Тур0.03	0.151	Typ.+0.03		
		By	,00	0.072			
White	204	Wx		0.313			
		W _Y		0.329			
Viewing Angle					2)		5
x axis, righ	t(φ=0°)	θ_{r}	85	89	- 41	degree	
x axis, left(φ=180°)	θι	85	89	O^ <u>-</u>	degree	
y axis, up(p=90°)	θυ	85	89		degree	
y axis, dow	/n (φ=270°)	θ _d	85	89		degree	



Note:


1. Contrast Ratio (CR) is defined mathematically as:

- 2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. LED current I_F = typical value (without driver board), LED input VDDB =24V, I_{DDB}. = Typical value (with driver board), L_{WH}=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance, δWHITE is defined (center of Screen) as: δwHITE(9P)= Maximum(Lon1, Lon2,...,Lon9)/ Minimum(Lon1, Lon2,...Lon9)
- 4. Response time T_{γ} is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on Frame rate = 60Hz to optimize.

Me	asured		blus	Target		
Respo	nse Time	0%	25%	50%	75%	100%
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	

T_Y is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright)" and "any level of gray(dark)".




© Copyright AUO Display Plus Corporation 2025 All Rights Reserved.

Page 8 / 37




FIG. 2 Luminance



5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

FIG.3 Viewing Angle





4. Interface Specification

4.1 Input power


nal Use Onl Plus Confid The P420IVN02.1 module requires power inputs which are employed to power the LCD electronics and to drive the TFT array and liquid crystal.

Item	0 27 7	Symbol	Min.	Тур.	Max	Unit	Note
Power Supply Input Voltage	11/1/20	V_{DD}	10.8	12	13.2	V	1
4.01	Black pattern		-	0.309	0.371	Α	
Power Supply Input Current	White pattern	I _{DD}	-	0.516	0.619	Α	
	H-strip pattern		-	0.407	0.488	Α	2
	Black pattern		Vo.	3.708	4.450	Watt	
Power Consumption	White pattern	Pc	60	6.192	7.430	Watt	
	H-strip pattern	Co,	, 1)	4.884	5.861	Watt	
Inrush Current	P	Irush	31		1.44	Α	3


The ripple voltage should be fewer than 5% of VDD. Note1.

Note2. Test Condition:

- (1) V_{DD} = 12.0V, (2) F_V = 60Hz, (3) Fclk= 74.25MHz, (4) Temperature = 25 $^{\circ}$ C
- (5) Power dissipation check pattern. (Only for power design)



Measurement condition: Rising time = 400us Note3.






4.2 Input Connection

LCD connector: JAE FI-RTE51SZ-HF

1 N.C. No connection 2 26 N.C. No connection 2 N.C. No connection 2 27 N.C. No connection 3 N.C. No connection 2 28 CH2_0- LVDS Channel 2, Signal 0- 4 N.C. No connection 2 29 CH2_0- LVDS Channel 2, Signal 0- 5 BITSEL Open/ Low (GND): 8bits High (3.3V): 10bit 385 30 CH2_1- LVDS Channel 2, Signal 1- 6 N.C. No connection 2 31 CH2_1- LVDS Channel 2, Signal 1- 7 LVDS_SEL Open/ High (3.3V) for NS Low (GND) for JEIDA 384 32 CH2_1- LVDS Channel 2, Signal 2- 8 N.C. No connection 2 33 CH2_2- LVDS Channel 2, Signal 2- 9 N.C. No connection 2 34 GND Ground 10 N.C. No connection 2 35 CH2_CLK- LVDS Channel 2, Clock - 11 GND
3 N.C. No connection 2 28 CH2_0- LVDS Channel 2, Signal 0- 4 N.C. No connection 2 29 CH2_0+ LVDS Channel 2, Signal 0+ 5 BITSEL LVDS 8/10bit input selection Open/ Low (GND): 8bits High (3.3V): 10bit 3&5 30 CH2_1- LVDS Channel 2, Signal 1- 6 N.C. No connection 2 31 CH2_1+ LVDS Channel 2, Signal 1+ 7 LVDS_SEL Open/ High (3.3V) for NS Low (GND) for JEIDA 3&4 32 CH2_2- LVDS Channel 2, Signal 2- 8 N.C. No connection 2 33 CH2_2- LVDS Channel 2, Signal 2- 9 N.C. No connection 2 34 GND Ground 10 N.C. No connection 2 35 CH2_CLK- LVDS Channel 2, Clock - 11 GND Ground 36 CH2_CLK+ LVDS Channel 2, Clock + 12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13
4 N.C. No connection 2 29 CH2_0+ LVDS Channel 2, Signal 0+ 5 BITSEL LVDS 8/10bit input selection 38.5 30 CH2_1- LVDS Channel 2, Signal 1- 6 N.C. No connection 2 31 CH2_1+ LVDS Channel 2, Signal 1+ 7 LVDS_SEL Open/ High (3.3V) for NS Low (GND) for JEIDA 38.4 32 CH2_2- LVDS Channel 2, Signal 2- 8 N.C. No connection 2 33 CH2_2+ LVDS Channel 2, Signal 2- 9 N.C. No connection 2 34 GND Ground 10 N.C. No connection 2 35 CH2_CLK- LVDS Channel 2, Clock - 11 GND Ground 36 CH2_CLK+ LVDS Channel 2, Clock + 12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 0- 38 CH2_3- LVDS Channel 2, Signal 3- 14 CH1_1- LVDS Channel 1, Signal 1+
LVDS 8/10bit input selection Open/ Low (GND): 8bits High (3.3V): 10bit
5 BITSEL Open/ Low (GND): 8bits High (3.3V): 10bit 38.5 30 CH2_1- LVDS Channel 2, Signal 1- LVDS Channel 2, Signal 1- LVDS Channel 2, Signal 1- LVDS_SEL 6 N.C. No connection 2 31 CH2_1+ LVDS Channel 2, Signal 1+ LVDS Channel 2, Signal 1- LVDS_SEL 7 LVDS_SEL Open/ High (3.3V) for NS Low (GND) for JEIDA 38.4 32 CH2_2- LVDS Channel 2, Signal 2- LVDS Channel 2, Clock - LVDS Channel 2, Signal 3- LVDS Channel 3, Signal 3- LVDS Channel 3
7 LVDS_SEL Open/ High (3.3V) for NS Low (GND) for JEIDA 3&4 32 CH2_2- LVDS Channel 2, Signal 2- 8 N.C. No connection 2 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection 2 34 GND Ground 10 N.C. No connection 2 35 CH2_CLK- LVDS Channel 2, Clock - 11 GND Ground 36 CH2_CLK+ LVDS Channel 2, Clock + 12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 0+ 38 CH2_3- LVDS Channel 2, Signal 3- 14 CH1_1- LVDS Channel 1, Signal 1- 39 CH2_3+ LVDS Channel 2, Signal 3+ 15 CH1_1+ LVDS Channel 1, Signal 1+ 40 CH2_4- LVDS Channel 2, Signal 4-
7 LVDS_SEL Low (GND) for JEIDA 3&4 32 CH2_2- LVDS Channel 2, Signal 2- 8 N.C. No connection 2 33 CH2_2+ LVDS Channel 2, Signal 2+ 9 N.C. No connection 2 34 GND Ground 10 N.C. No connection 2 35 CH2_CLK- LVDS Channel 2, Clock - 11 GND Ground 36 CH2_CLK+ LVDS Channel 2, Clock + 12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 0+ 38 CH2_3- LVDS Channel 2, Signal 3- 14 CH1_1- LVDS Channel 1, Signal 1- 39 CH2_3+ LVDS Channel 2, Signal 3+ 15 CH1_1+ LVDS Channel 1, Signal 1+ 40 CH2_4- LVDS Channel 2, Signal 4-
9 N.C. No connection 2 34 GND Ground 10 N.C. No connection 2 35 CH2_CLK- LVDS Channel 2, Clock - 11 GND Ground 36 CH2_CLK+ LVDS Channel 2, Clock + 12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 0+ 38 CH2_3- LVDS Channel 2, Signal 3- 14 CH1_1- LVDS Channel 1, Signal 1- 39 CH2_3+ LVDS Channel 2, Signal 3+ 15 CH1_1+ LVDS Channel 1, Signal 1+ 40 CH2_4- LVDS Channel 2, Signal 4-
10 N.C. No connection 2 35 CH2_CLK- LVDS Channel 2, Clock - 11 GND Ground 36 CH2_CLK+ LVDS Channel 2, Clock + 12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 0+ 38 CH2_3- LVDS Channel 2, Signal 3- 14 CH1_1- LVDS Channel 1, Signal 1- 39 CH2_3+ LVDS Channel 2, Signal 3+ 15 CH1_1+ LVDS Channel 1, Signal 1+ 40 CH2_4- LVDS Channel 2, Signal 4-
11 GND Ground 36 CH2_CLK+ LVDS Channel 2, Clock + 12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 0+ 38 CH2_3- LVDS Channel 2, Signal 3- 14 CH1_1- LVDS Channel 1, Signal 1- 39 CH2_3+ LVDS Channel 2, Signal 3+ 15 CH1_1+ LVDS Channel 1, Signal 1+ 40 CH2_4- LVDS Channel 2, Signal 4-
12 CH1_0- LVDS Channel 1, Signal 0- 37 GND Ground 13 CH1_0+ LVDS Channel 1, Signal 0+ 38 CH2_3- LVDS Channel 2, Signal 3- 14 CH1_1- LVDS Channel 1, Signal 1- 39 CH2_3+ LVDS Channel 2, Signal 3+ 15 CH1_1+ LVDS Channel 1, Signal 1+ 40 CH2_4- LVDS Channel 2, Signal 4-
13 CH1_0+ LVDS Channel 1, Signal 0+ 38 CH2_3- LVDS Channel 2, Signal 3- 14 CH1_1- LVDS Channel 1, Signal 1- 39 CH2_3+ LVDS Channel 2, Signal 3+ 15 CH1_1+ LVDS Channel 1, Signal 1+ 40 CH2_4- LVDS Channel 2, Signal 4-
14 CH1_1- LVDS Channel 1, Signal 1- 39 CH2_3+ LVDS Channel 2, Signal 3+ 15 CH1_1+ LVDS Channel 1, Signal 1+ 40 CH2_4- LVDS Channel 2, Signal 4-
15 CH1_1+ LVDS Channel 1, Signal 1+ 40 CH2_4- LVDS Channel 2, Signal 4-
16 CH1_2- LVDS Channel 1, Signal 2- 41 CH2_4+ LVDS Channel 2, Signal 4+
17 CH1_2+ LVDS Channel 1, Signal 2+ 42 N.C. No connection
18 GND Ground 43 N.C. No connection
19 CH1_CLK- LVDS Channel 1, Clock - 44 GND Ground
20 CH1_CLK+ LVDS Channel 1, Clock + 45 GND Ground
21 GND Ground 46 GND Ground
22 CH1_3- LVDS Channel 1, Signal 3- 47 N.C. No connection
23 CH1_3+ LVDS Channel 1, Signal 3+ 48 V _{DD} Power Supply Input Voltage
24 CH1_4- LVDS Channel 1, Signal 4- 49 V _{DD} Power Supply Input Voltage
25 CH1_4+ LVDS Channel 1, Signal 4+ 50 V _{DD} Power Supply Input Voltage
51 V _{DD} Power Supply Input Voltage
23 CH1_3+ LVDS Channel 1, Signal 3+ 48 V _{DD} Power Supply Input Voltag 24 CH1_4- LVDS Channel 1, Signal 4- 49 V _{DD} Power Supply Input Voltag 25 CH1_4+ LVDS Channel 1, Signal 4+ 50 V _{DD} Power Supply Input Voltag



Note1. Pin number start from the left side as the following figure.



Note2. Please leave this pin unoccupied. It cannot be connected by any signal (Low/GND/High).


Note3. Input control signal threshold voltage definition

I	tem	Symbol	Min.	Тур.	Max.	Unit
Input High Th	reshold Voltage	VIH	2.7	-	3.6	V
Input Low Th	reshold Voltage	VIL	0	65	0.6	V
/DS data forma						
LVDS_SEL	Mode					
H or OPEN	NS					
L	Jeida					
ıt equivalent in	npedance of LVDI	E_SEL pir	60			

Note4. LVDS data format selection

LVDS_SEL	Mode
H or OPEN	NS
L	Jeida


Input equivalent impedance of LVDE_SEL pin



Note5. Data Bit mode format selection

BIT_SEL	Mode
Н	10Bit
L or OPEN	8Bit

Input equivalent impedance of BIT_SEL pin.






4.3 Input Data Format 4.3.1 LVDS color data mapping


LVDS Option for 8bit

LVDS Option NS



Note: x = 1, 2, 3, 4...

LVDS Option JEIDA




Note: x = 1, 2, 3, 4...




LVDS Option for 10bit

LVDS Option NS



Note: x = 1, 2, 3, 4...

■ LVDS Option JEIDA



Note: x = 1, 2, 0, 4...



4.3.2 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 10bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

8bit

					Input Color Data																				
	Color	. (RE	ED							GRI	EEN							BL	UE			
	Coloi	MS	В					LS	SB	MS	В					LS	В	MS	В					LS	B
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	B6	B5	B4	ВЗ	B2	B1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																									
	RED(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
G							(0)																		
	GREEN(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																									
	BLUE(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	BLUE(254) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 BLUE(255) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1																								
		_ 1	J	D		31	<u> </u>		ں مار	0		5													



COLOR DATA REFERENCE

10 bit

		Input Color D								Data	ıta																				
	Color					RE	D			10	<u> </u>	3//		K G	317	GRI	ΞEN	1								BL	UE				
	Coloi	MS	В					٠	<u>s</u> {	L	SB	M	SB		_ <	.5				LS	SB	MS	SB							L	SB
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	B8	В7	В6	B5	В4	ВЗ	B2	B1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																															
	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G																															
	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																															
	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1



5. Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

5.1 Input Timing

5.1.1. Timing table

Timing Table (DE only Mode)


Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Tv	500	585	860	Th
Vertical Section	Active	Tdisp (v)	1606	480		
	Blanking	Tblk (v)	20	105	380	Th
	Period	Th	1200	1282	1325	Tclk
Horizontal Section	Active	Tdisp (h)	2	960		
	Blanking	Tblk (h)	240	322	365	Tclk
Clock	Frequency	Fclk=1/Tclk	42	45	48	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	33.6	35.1	36.6	KHz

Notes:

- (1) Display position is specific by the rise of DE signal only. Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



5.1.2. Signal Timing Waveform







5.2 Input interface characteristics

	Parameter	Symbol	166	Value		Unit	Note
	raidilletei	Syllibol	Min.	Тур.	Max	Offic	Note
	Input Differential Voltage	V _{ID}	200	400	600	mV _{DC}	1
	Differential Input High Threshold Voltage	V _{тн}	+100		+300	mV _{DC}	1
	Differential Input Low Threshold Voltage	V _{TL}	-300		-100	mV _{DC}	1
	Input Common Mode Voltage	VICM	1.1	1.25	1.4	V _{DC}	1
LVDS	Input Channel Pair Skew Margin	tskew (CP)	-500		+500	ps	2
Interface	Input Channel Pair Skew Margin (Only for M'Star MST7428BB)	tskew (CP)	-400	al-	+400	ps	2
	Receiver Clock: Spread Spectrum Modulation range	Fclk_ss	Fclk -3%	Only	Fclk +3%	MHz	3
	Receiver Clock: Spread Spectrum Modulation frequency	Fss	30		200	KHz	3
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5		0.4 0.5	ns	8

Note1. VICM = 1.25V




Note2. Input Channel Pair Skew Margin




Note3. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.






Note4. Receiver Data Input Margin

Parameter	Cymphol		Man	Unit	Note	
Parameter	Symbol	Min	Туре	Max	Unit	Note
Input Clock Frequency	Fclk	Fclk (min)	403	Fclk (max)	MHz	T=1/Fclk
Input Data Position0	tRIP1	- tRMG	0	[tRMG]	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	





5.3 Power Sequence for LCD



Davamatan		Values							
Parameter	Min.	Type.	Max.	Unit					
t1	0.4	7.5	30	ms					
t2	0.1	402	50	ms					
t3	400			ms					
t4	0*1			ms					
t5	0			ms					
t6			*2	ms					
t7	1000 ^{*3}	aden	KING	ms					
t8	20 ^{*5}	000	50	ms					
t9	0	us 21 0.		ms					

Note:

- (1) t4=0 : concern for residual pattern before BLU turn off.
- (2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3 t7 : When the power supply input voltage(VDD) is off, be sure to pull down the valid and invalid data to 0V
- (4) When user control signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.




6. Backlight Specification

6.1 Electrical specification

	Item	S	ymbol	Condition	Min	Тур	Max	Unit	Note
1	Power Supply Input Voltage	V	'DDB	02.	21.6	24	26.4	V	-
2	Power Supply Input Current		I _{DDB}	VDDB=24V	-	2.87	3.44	Α	1
3	Power Consumption	I	P _{DDB}	VDDB=24V	-	68.9	82.6	Watt	1
4	Inrush Current	I	Rush	VDDB=24V	Jen	0	8	Α	2
5	Control signal voltage	V	Hi	VDDB=24V	2	-	5.5	V	-
5	Control Signal Voltage	V _{Signal}	Low	VDDB-24V	0		8.0	V	3
6	Control signal current	:6	Signal	VDDB=24V	1.7	-	1.5	mA	-
7	External PWM Duty ratio (input duty ratio)	D_	EPWM	VDDB=24V	0	1	100	%	4
8	External PWM Frequency	F_1	EPWM	VDDB=24V	120		960	Hz	4
9	Input Impedance		Rin	VDDB=24V	300			Kohm	-
10	LED MTTF	LEC	_MTTF	-	50,000	0.		Hr	5, 6

Note 1: Dimming ratio= 100%, (Ta=25±5°C, Turn on for 45minutes) ■

Note 2: MAX input current while DB turn on, measurement condition VDDB rising time=20ms(VDDB: 10%~90%)



Note 3: When BLU off (VDDB = 24V, VBLON = 0V), IDDB (max) = 0.1A

Note 4: Less than 20% dimming control is functional well and no backlight shutdown happened.

Note 5: LED MTTF is defined as the time which luminance of LED is 50% compared to its original value.

[Operating condition: Continuous operating at Ta = 25±2°C, for single LED only]


Note 6: MTTF is a reference index, it is not representative of warranty.



6.2 Input Pin Assignment

The P420IVN02.1 module requires [1 power input (CN2, 14-pin)]

LED DB connector: CI0114M1HRL-NH(CviLux)



Pin	Symbol	Description	Note
1	VDDB	Power Supply Input Voltage	
2	VDDB	Power Supply Input Voltage	
3	VDDB	Power Supply Input Voltage	
4	VDDB	Power Supply Input Voltage	
5	VDDB	Power Supply Input Voltage	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	GND	Ground	
11	NC	NC NC	3
12	VBLON	BLU On-Off control:	1,2
13	NC	NC	3
14	PDIM	External PWM	1, 4



Note1. input control signal threshold voltage definition

Item	Symbol	Min.	Тур.	Max.	Unit
Input High Threshold Voltage	VIH	2	-11	5.5	٧
Input Low Threshold Voltage	VIL	0	W.	0.8	٧

Note2. VBLON

Mode selection

VBLON	Note
H or OPEN	BL On
L	BL Off

Note3. Please leave this pin unoccupied. It cannot be connected by any signal (Low/GND/High).

Note4. PDIM

PWM Dimming range:




External PWM function dimming ratio 0%~100%, Judge condition as below:


- (1)Backlight module must be lighted ON normally.
- (2)All protection function must work normally.
- (3)Uniformity and flicker could be guaranteed at External PWM function dimming ratio 5%~100%



6.3 Power Sequence for Backlight



Dip condition



Parameter	Min	Тур	Max	Units
T1	20	-kerri		ms *1
T2	250		5 -	ms
Т3	2200			ms
T4	0	5000	-	ms
T5	0	-	-	ms
T6		-	1000	ms*2

Note:1. T6 describes VDDB dip condition and VDDB couldn't lower than 10% VDDB.




7. Mechanical Characteristics

The contents provide general mechanical characteristics for the model P420IVN02.1. In addition, the figures in the next page are detailed mechanical drawing of the LCD.

I	tem	Dimension	Unit	Note
	Horizontal	1067.48	mm	
	Vertical	287.72	mm	
	Depth (Dmin)	10.7	mm	Front bezel to Back Bezel
Outline Dimension	Depth (Dmax)	27	mm	Front Bezel to DB Cover
	Bezel opening	1042.68(H) x 262.92(V)	mm	
	Bezel Width	12.4/12.4/12.4/12.4	mm	U/D/L/R
	Display Area	1039.68(H) x 259.92(V)	mm	
Weight	ko.	5170	g	
		Flus confidenti EU Internal 1:22 50602 5:51:22		




Front View





Back View





8. Reliability Test Items

	Test Item	Q'ty	Condition	
	High temperature storage test	3	60℃, 500hrs	
2	Low temperature storage test	3	-20°ℂ, 500hrs	
3	High temperature operation test	3	50°C, 500hrs	
1	High temperature and High humidity operation (THB)	3	60°C 75%, 500hrs	
5	Low temperature operation test	3	-20°C, 500hrs	
6	Vibration test (With carton)	1(PKG)	Random wave (1.04Grms 2~200Hz) Duration : X,Y,Z 20min per axes	
7	Drop test (With carton)	1(PKG)	Height: 45.7 cm Direction: 1-corner \ 3-edges \ 6-flats (ASTM D 4169 & D 5276)	
3	Vibration (non-operation)	2.53	Wave form: Random Bandwidth & Level: 5~150Hz X axis, Transverse, 5hr, Energy level: 0.209Grms Y axis, Vertical, 5hr, Energy level: 0.434Grms Z axis, Longitudinal, 5hr, Energy level: 0.281Grms	



9. International Standard

9.1 Safety

- Ins Coulige (1) UL 62368-1; Audio/video, information and communication technology equipment - Part 1: Safety requirements.
- (2) IEC 62368-1; Audio/video, information and communication technology equipment Part 1: Safety requirements.
- (3) EN 62368-1; Audio/video, information and communication technology equipment Part 1: Safety requirements.

9.2 EMC

- (1) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute (ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998




10. Packing

10.1 Definition of Label

A. Panel Label:






Green mark description

- (1) For Pb & Cd Free Product, ADP will add & for identification.
- (2) For RoHs compatible products, ADP will add RoHS for identification.


Note: The green Mark will be present only when the green documents have been ready by ADP internal green team. (definition of green design follows the ADP green design checklist.)

B. Carton Label:






10.2 Packing Methods





Pallet and Shipment Information

			Packing		
	Item	Qty.	Dimension	Weight (kg)	Remark
1	Packing Box	4pcs/box	1342(L)mm*299(W)mm*492(H)mm	24kg/box	
2	Pallet	1	1360(L)mm*940(W)mm*138(H)mm	19kg/pallet	
3	Boxes per Pallet	6 boxes/Pall			
4	Panels per Pallet	24 pcs/palle			
5	Pallet	24(by Air)	1360(L)mm*940(W)mm*1122(H)mm	163 (by Air)	
	after packing	36(by Sea)	1360(L)mm*940(W)mm*1614(H)mm	235(by Sea)	





11. Precautions

Please pay attention to the followings when you use this TFT LCD module.

11.1. Mounting Precautions

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

11.2. Operating Precautions

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (2) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it may become lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may



be important to minimize the interface.

(7) The conductive material and signal cables are kept away from LED driver inductor to prevent abnormal display, sound noise and temperature rising.

11.3. Operating Condition for Public Information Display

The device listed in the product specification is designed and manufactured for PID (Public Information Display) application. To optimize module's lifetime and function, below operating usages are required.

- (1) Normal operating condition
 - A. Operating temperature: -20~60°C
 - B. Operating humidity: 10~90%
 - C. Display pattern: dynamic pattern (Real display).Note) Long-term static display would cause image sticking.
- (2) Operation usage to protect against image sticking due to long-term static display.
 - A. Suitable operating time: under 24 hours a day
 - B. Liquid Crystal refresh time is required. Cycling display between 5 minutes' information (static) display and 10 seconds' moving image.
 - C. Periodically change background and character (image) color.
 - D. Avoid combination of background and character with large different luminance.
- (3) Periodically adopt one of the following actions after long time display.
 - A. Running the screen saver (motion picture or black pattern)
 - B. Power off the system for a while
- (4) LCD system is required to place in well-ventilated environment. Adapting active cooling system is highly recommended.
- (5) Product reliability and functions are only guaranteed when the product is used under right operation usages. If product will be used in extreme conditions, such as high temperature/ humidity, display stationary patterns, or long operation time etc..., it is strongly recommended to contact ADP for filed application engineering advice. Otherwise, its reliability and function may not be guaranteed. Extreme conditions are commonly found at airports, transit stations, banks, stock market and controlling systems.

11.4. Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.



11.5. Precautions for Strong Light Exposure

- (1) Strong light exposure causes degradation of polarizer and color filter.
- (2) To keep display function well as a digital signage application, especially the component of TFT is very sensitive to sunlight, it is necessary to set up blocking device protecting panel from radiation of ambient environment.

11.6. Storage

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5℃ and 35℃ at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.
- (3) Storage condition is guaranteed under packing conditions.
- (4) The phase transition of Liquid Crystal in the condition of the low or high storage temperature will be recovered when the LCD module returns to the normal condition.

11.7. Handling Precautions for Protection Film

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal hexane.

11.8. Dust Resistance

- (1) ADP module dust tests are conducted with marked areas (e.g., holes and slits around the front bezel and back cover) sealed, to comply with JIS D0207 (see Figure 1).
- (2) To prevent particles from entering the module, please ensure the set has all the highlighted areas (holes and slits) adequately sealed or covered by set mechanism.
- (3) ADP's testing procedure cannot replicate all real-world operation scenarios. It is up to the module user to apply the most appropriate dust resistance solution for its particular application.



Figure 1

