

Model Name: P550QVN06.3

Issue Date: 2022/11/21

AN USE OTHER)Preliminary Specifications (*)Final Specifications

Customer Signature Date	AUO Display Plus Dat	е
Approved By	Approval By PM Director CT Wu	
Note	Reviewed By RD Director Eugene.CC.Chen	
R COTAVNET 2025	Wayne NC Lee	
	Prepared By PM Daphne Wu 吴 敦 亨	



· · · · · · · · · · · · · · · · · · ·		
	Contents	
1.	General Description	4
2.	Absolute Maximum Ratings	
3.	Optical Specification	
4.	Interface Specification	
4.1	Input power	
4.2	Input Connection	11
4.3	Input Data Format	<u></u> 12
	4.3.1 V by one Data mapping	12
	4.3.2 Color Input Data Reference	13
5.	Signal Timing Specification	14
5.1	Input Timing	14
5.1	.1 Timing table	14
5.2	Input interface characteristics	16
5.2	.1 V by one	16
5.3	Power Sequence for I CD	19
6.	Backlight Specification	20
6.1	Electrical specification	20
6.2	Input Pin Assignment	21
6.3		23
7.	Mechanical Characteristics	24
8.	Reliability Test Items	27
9.	International Standard,	
9.1		
9.2	Safety EMC	28
10.	Packing	29
10.		
10.		
_	3 Pallet and Shipment Information	
11.		
11.	,	_
11.3	- 1 C	
11.		
11.4		
11.		
11.0		34
11.		
11.8		
11.0	o. Dust Nesistance	34



Record of Revision

Version	Date	Page	Description
0.1	2020/12/11	All	Preliminary spec
0.2	2021/02/19	29	9.1 Safety: 60950-1→62368-1 & corresponding description
		30	Shipping label Modification: add Cd free symbol on shipping label
0.3	2021/2/25	22	 Remove note 4 External PWM Duty ratio updated: minimum 5%->10%
1.0	2021/05/11	8	 Correcting color gamut, keep NTSC only. Add minimum view angle: 85 degree
1.1	2022/01/28	21	Electrical specification: Remove #9 DET status signal Add more description for MTTF
		22	 Input Pin Assignment #11 change DET to NC Input control signal threshold voltage definition: Min:2.0-> 2.5
_		26	Update front view drawing
		27	Update back view drawing
		29	Update 9.2 EMC description
1.2	2022/04/15	25	Update front view drawing: Add pin1 on CN1
1.3	2022/11/21	29	Label format
		0	
			· V
			Complete
			C Plus mal
			alay totel - 6:54
	S S		Dish En 12:3
			1ET - 526
			1/4
_		OV	
	>		
			rjal -
X			aden only
			commisse
			-1115



1. General Description

This specification applies to the 54.6 inch Color TFT-LCD Module P550QVN06.3. This LCD module has a TFT active matrix type liquid crystal panel 3840 x 2160 pixels, and diagonal size of 54.6 inch. This module supports 3840 x 2160 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.

P550QVN06.3 has been designed to apply the 8 lane V by one interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important.

* General Information

Items	Specification	Unit	Note
Active Screen Size	54.6	inch	201
Display Area	1209.6(H) x 680.4(V)	mm	
Outline Dimension	1231.4(H) x 701.3(V) x 26.4(D)	mm	D: front bezel to D/B cover
Driver Element	a-Si TFT active matrix		
Bezel Opening	1213.6(H) x 683.5(V)	mm	
Display Colors	8 bit + FRC (1.07 billion)	Colors	
Number of Pixels	3840x2160	Pixel	
Pixel Pitch	0.315 (H) x 0.315 (W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black	4:12	
Surface Treatment	Anti-Glare, 3H	SIL	Haze = 44%
Rotate Function	Unachievable	160	Note 1
Display Orientation	Portrait/Landscape Enabled	0-	Note 2
Operating Time	24/7	69	See Chapter 11.3 for details
Frame Rate	60	Hz	See Chapter 5.1 for details
LED MTTF	50K	hours	See Chapter 6.1 for details
My Colymon			




Note 1: Rotate Function refers to LCD display could be able to rotate. This function does not work in this model.

Note 2:

- (1) Landscape Mode: The default placement is T-Con Side on the lower side and the image is shown upright via viewing from the front.
- (2) Portrait Mode: The default placement is that T-Con side has to be placed on the left side via viewing from the front.





Portrait (Front view)





2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	V _{DD}	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	ТОР	0	+50	[°C]	Note 2
Operating Humidity	НОР	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39℃ and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40 °C or less. At temperatures greater than 40°C, the wet bulb temperature must not exceed 39°C.

Note 3: Surface temperature is measured at 50°C Dry condition








3. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 500 mm from the LCD surface at a viewing angle of φ and θ equal to 0° .

Fig.1 presents additional information concerning the measurement equipment and method.



	Б	159	7 111	Values			N
	Parameter	Symbol	Min.	Тур.	Max	Unit	Notes
Contras	st Ratio	CR	3200	4000			1
Surface	Luminance (White)	Lwh	560	700		cd/m ²	2
Lumina	nce Variation	δwhite(9P)			1.33		3
Respor	nse Time (G to G)	Тү 🧷 ()>	8.5	16	ms	4
Color G	Samut	NTSC		72	11	%	
Color C	Coordinates	. 7		nfia	0,,,,		
	Red	Rx	Cc	0.653			
		R _Y	oln ₂	0.336			
	Green	Gx	inte,	0.305			
	\$	G _Y	Turn 0.02	0.625	T 10.02		
	Blue	Bx	Typ0.03	0.151	Typ.+0.03		
	60' P	Вү	0	0.061			
	White	Wx		0.280			
		WY		0.290			
Viewing	Angle			, and			5
V	x axis, right(φ=0°)	θ_{r}	85	89	- 41	degree	
	x axis, left(φ=180°)	θι	85	89	0.7	degree	
	y axis, up(φ=90°)	θ_{u}	85	89		degree	
	y axis, down (φ=270°)	$\theta_{\sf d}$	85	89		degree	



Note:


1. Contrast Ratio (CR) is defined mathematically as:

- 2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. LED current I_F = typical value (without driver board), LED input VDDB =24V, I_{DDB}. = Typical value (with driver board), L_{WH}=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance, δWHITE is defined (center of Screen) as: δ_{WHITE(9P)}= Maximum(L_{on1}, L_{on2},...,L_{on9})/ Minimum(L_{on1}, L_{on2},...L_{on9})
- 4. Response time T_{γ} is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on Frame rate = 60Hz to optimize.

Mea	asured	Target											
Respo	nse Time	0%	25%	50%	75%	100%							
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%							
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%							
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%							
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%							
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%								

Ty is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright)" and "any level of gray(dark)".



Any level of gray (Dark)

Any level of gray (Bright)








FIG. 2 Luminance



5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

FIG.3 Viewing Angle





4. Interface Specification

4.1 Input power


The P550QVN06.3 module requires 1 power inputs(14-pin) which are employed to power the LCD electronics and to drive the TFT array and liquid crystal.

Item	0 27	Symbol	Min.	Тур.	Max	Unit	Note
Power Supply Input Voltage	18 25	V_{DD}	10.8	12	13.2	V	
	Black pattern		-	0.95	1.14	A	>
Power Supply Input Current	White pattern	I _{DD}	-	2.64	3.17	A	
	H-strip pattern		-	2.32	2.79	A	2
	Black pattern		100	11.4	13.68	Watt	2
Power Consumption	White pattern	Pc	60	31.7	38	Watt	
	H-strip pattern	Co,	, 1)	27.9	33.5	Watt	
Inrush Current	Q	I _{RUSH}	3/	(A)	5	Α	3


Note1. The ripple voltage should be fewer than 5% of VDD.

Note2. Test Condition:

- (1) V_{DD} = 12.0V, (2) F_V = 60Hz, (3) Fclk= 74.25MHz, (4) Temperature = 25 $^{\circ}$ C
- (5) Power dissipation check pattern. (Only for power design)



Note3. Measurement condition : Rising time = 400us






4.2 Input Connection

LCD connector: (JAE) SJ11346-FI-RTE51SZ-HF

PIN	Symbol	Description	Note	PIN	Symbol	Description	Note
1	V_{DD}	12Vin	01-	26	LOCKN	Vx1 LOCK	
2	V_{DD}	12Vin	Int	27	GND	Ground	
3	V_{DD}	12Vin		28	RX0N	Vx1 lane 0	
4	V_{DD}	12Vin	570	29	RX0P	Vx1 lane 0	4
5	V_{DD}	12Vin		30	GND	Ground	Y
6	V_{DD}	12Vin		31	RX1N	Vx1 lane 1	
7	V _{DD}	12Vin		32	Rx1P	Vx1 lane 1	
8	V_{DD}	12Vin		33	GND	Ground	
9	N.C.	No connection	2	34	RX2N	Vx1 lane 2	
10	GND	Ground		35	RX2P	Vx1 lane2	
11	GND	Ground	15	36	GND	Ground	
12	GND	Ground		37	RX3N	Vx1 lane 3	
13	GND	Ground	100	38	RX3P	Vx1 lane 3	
14	GND	Ground	- h	39	GND	Ground	
15	N.C.	No connection	51	40	RX4N	Vx1 lane 4	
16	N.C.	No connection		41	RX4P	Vx1 lane 4	
17	N.C.	No connection	2	42	GND	Ground	
18	N.C.	No connection	2	43	RX5N	Vx1 lane 5	
19	N.C.	No connection	2	44	RX5P	Vx1 lane 5	
20	N.C.	No connection	2	45	GND	Ground	
21	N.C.	No connection	2	46	RX6N	Vx1 lane 6	
22	N.C.	No connection	2	47	RX6P	Vx1 lane 6	
23	N.C.	No connection	2	48	GND	Ground	
24	GND	Ground	100	49	RX7N	Vx1 lane 7	
25	HTPDN	Vx1 HTPDN	.06	50	RX7P	Vx1 lane 7	
		AVA WE RE	15 1	51	GND	Ground	

Note1. Pin number start from the left side as the following figure.



Note2. Please leave this pin unoccupied. It cannot be connected with any signal (Low/GND/High).



4.3 Input Data Format

4.3.1V by one Data mapping

Mode	Packer i	nput & Unpacker output	30bpp RGB / YCbCr444 (10bit)
		D[0]	R/Cr[2]
		D[1]	R/Cr[3]
	.10	D[2]	R/Cr[4]
	Dutan	D[3]	R/Cr[5]
	Byte0	D[4]	R/Cr[6]
	.0	D[5]	R/Cr[7]
		D[6]	R/Cr[8]
		D[7]	R/Cr[9]
		D[8]	G/Y[2]
		D[9]	G/Y[3]
		D[10]	G/Y[4]
	Duto 1	D[11]	G/Y[5]
	Byte1	D[12]	G/Y[6]
	NU	D[13]	G/Y[7]
Q		D[14]	G/Y[8]
4byte mode	.01	D[15]	G/Y[9]
yte		D[16]	B/Cb[2]
4 b		D[17]	B/Cb[3]
	•	D[18]	B/Cb[4]
	Pyto2	D[19]	B/Cb[5]
	Byte2	D[20]	B/Cb[6]
<i>_</i>		D[21]	B/Cb[7]
×	7	D[22]	B/Cb[8]
		D[23]	B/Cb[9]
		D[24]	
	·O _k ,	D[25]	
		D[26]	B/Cb[0]
	Byto3	D[27]	B/Cb[1]
	Byte3	D[28]	G/Y[0]
		D[29]	G/Y[1]
		D[30]	R/Cr[0]
		D[31]	R/Cr[1]





4.3.2 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 10 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

														lr	put	Col	or [Data	ì												
	Color					RE	ΕD									GRE	ΞEΝ	I								BL	UE				
	00.0.	MS	В	ı		1				L	SB	M	SB		ı	ı		l .	ı	LS	SB	MS	SB			L	L			L	SE
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	B8				В4	ВЗ	B2	B1	В
ļ	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	9	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
l l	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	3	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	O	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R												~																			
	RED(1022)	1	1	1	1	1	1	1	1	1(0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	Ó	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G					^	. 0								6																	
	GREEN(1022)	0	0	٥	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	Ô	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
,	BLUE(001) (0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В	🔾																														
•	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	Corrna	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1



5. Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

5.1 Input Timing

5.1.1 Timing table

Timing Table (DE only Mode)


Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Tv	2200	2250	2715	Th
Vertical Section	Active	Tdisp (v)	16 UCIO	2160)	2160
	Blanking	Tblk (v)	40	90	555	Th
	Period	Th	530	550	600	Tclk
Horizontal Section	Active	Tdisp (h)	all Q (480		
	Blanking	Tblk (h)	50	70	120	Tclk
Clock	Frequency	Fclk=1/Tclk	66	74.25	77	MHz
Vertical Frequency	Frequency	Fv	47	60	63	Hz
Horizontal Frequency	Frequency	Fh	120	135	139.2	KHz

Notes:

- (1) Display position is specific by the rise of DE signal only.
 Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



5.1.2 Signal Timing Waveform






5.2 Input interface characteristics

5.2.1 V by one

	Item		Min.	Тур.	Max	Unit	Note
	VRXINP/N input each bit Period	T _{RRIP} (UI)	310		379	ps	10bit 1
	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -0.5%		Fclk +0.5%	MHz	2
	Receiver Clock : Spread Spectrum Modulation frequency	Fss		30		KHz	2
	CDR training pattern time	TLOCK		500		us	1
	Latency from LOCKN 'HIGH' to clock training pattern	L1	0	21-		us	1
	Latency from LOCKN 'LOW' to normal 8b10b data	L2	196 Lu	0-1/2	70	us	1
	CML Differential Input High Threshold	V _{RTH}	+50	-0	-	mV_{DC}	
V by one	CML Differential Input Low Threshold	V _{RTL}	O	0)+	-50	mV _{DC}	
V-by-one Interface	CML Common mode Bias Voltage	V _{RCT}	0.8	0.9	1.0	Vdc	
	Intra-pair skew	TINTRA	2 4-7		0.3	UI	3
	Inter-pair skew	TINTER			5	IJ	4
	AD INF CO.	A_X	J	0.25		UI	
	N 2025	A_Y		0		mV	
	EOY 1	B_X		0.3		UI	
	Α.	B_Y		50		mV	
		C_X		0.7		UI	
	Eye diagram at receiver	C_Y		50		mV	5
	Lyo diagram at receiver	D_X	76/,	0.75		UI	
	. 7	D_Y		0		mV	
		E_X	1-15	0.7		UI	
		E_Y		-50		mV	
	20111100 PI	F_X	9	0.3		UI	
1	. 0	F_Y	6-	-50		mV	


Note:

1. V-by-one Signal diagram







2. Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.







4. V-by-one Inter-pair Skew




Display Plus Confidential



5. Eye diagram at receiver

Eye Mask




Example of Eye diagram





5.3 Power Sequence for LCD



Danamatan (*)	D.	Values		l locit	
Parameter	Min.	Type.	Max.	Unit	
t1	0.4		30	ms	
t2	40	510	O _U	ms	
t3	640	E01.	15e	ms	
t4	O*1	bluz war		ms	
t5	0	10/20° = 6	5	ms	
t6		U 5:3	*2	ms	
t7	1000*3	252.0.		ms	
t8	20 ^{*4}	5	50	ms	
t9	0 0			ms	
t10	640			ms	
t11	150		× 2	ms	

Note:

- (1) t4=0: concern for residual pattern before BLU turn off.
- (2) t6: voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3) t7: When the power supply input voltage(VDD) is off, be sure to pull down the valid and invalid data to 0V.
- (4) When user control signal is N.C. (no connection), opened in Transmitted end, t8 timing spec can be negligible.




6. Backlight Specification

Electrical specification

	Item	S	ymbol	Condition	Min	Тур	Max	Unit	Note
1	Power Supply Input Voltage	VDDB		26 -	22.8	24	25.2	V	1-4
2	Power Supply Input Current	I _{DDB}		VDDB=24V		4.31	4.74	A	1
3	Power Consumption	P_{DDB}		VDDB=24V		103.5	113.7	Watt	1
4	Inrush Current	I	Rush	VDDB=24V	A. V		10	SA	2
5	Control signal voltage	V	Hi	VDDB=24V	2	-0	3.3	>	-
5	Control signal voltage	V _{Signal}	Low	VDDB-24V	0,0	5	0.8	V	3
6	Control signal current	ı	Signal	VDDB=24V	-	()	1.5	mA	-
7	External PWM Duty ratio (input duty ratio)	D_EPWM		VDDB=24V	10		100	%	4
8	External PWM Frequency	F_EPWM		VDDB=24V	18K	•	20K	Hz	4
9	Input Impedance	Rin		VDDB=24V	300	-	ı	Kohm	-
10	LED MTTF	L	TLED	<u> </u>	50,000	-	-	Hr	6.5

Note 1: Dimming ratio= 100%, (Ta=25±5□, Turn on for 45minutes)

Note 2: MAX input current while DB turn on, measurement condition VDDB rising time=20ms(VDDB: 10%~90%)



Note 3: When BLU off (VDDB = 24V , VBLON = 0V) , IDDB (max) = 0.1A

Note 4: Less than 5% dimming control is functional well and no backlight shutdown happened

Note5: The lifetime (MTTF) is defined as the time which luminance of LED is 50% compared to its original value.

only Confidential Only Confidential Only [Operating condition: Continuous operating at Ta = 25±2°C, for single LED only]

Note6: MTTF is a reference index, it is not representative of warranty.



6.2 Input Pin Assignment

LED DB connector: CI0114M1HRL-NH(CviLux)

Pin	Symbol	Description	Note
1	VDDB	Operating Voltage Supply, +24V DC regulated	
2	VDDB	Operating Voltage Supply, +24V DC regulated	
3	VDDB	Operating Voltage Supply, +24V DC regulated	1
4	VDDB	Operating Voltage Supply, +24V DC regulated	
5	VDDB	Operating Voltage Supply, +24V DC regulated	0
6	BLGND	Ground and Current Return	
7	BLGND	Ground and Current Return	
8	BLGND	Ground and Current Return	
9	BLGND	Ground and Current Return	
10	BLGND	Ground and Current Return	
11	NC	No Connect	
12	VBLON	BL On-Off Control	1.2
13	NC	No Connect	3
14	PDIM	External PWM	1. 4

Note1. input control signal threshold voltage definition

Item	Symbol	Min.	Тур.	Max.	Unit
Input High Threshold Voltage	VIH	2.5	- 1	5.5	V
Input Low Threshold Voltage	VIL	0	~U3/	0.8	V

Note2. VBLON

Mode selection

VBLON	Note
H or OPEN	BL On
L	BL Off

Note3. Please leave this pin unoccupied. It cannot be connected by any signal (Low/GND/High).



Note4. PDIM

PWM Dimming range:




Performance guaranteed dimming range: 0%, 10~100%


External PWM function dimming ratio 0%~100%, Judge condition as below:


- (1)Backlight module must be lighted ON normally.
- (2)All protection function must work normally.
- (3)Uniformity and flicker could be guaranteed at External PWM function dimming ratio 10%~100%



6.3 Power Sequence for Backlight







Parameter	Min	Тур	Max	Units
T1	20		56.	ms *1
T2	250	atb \	-	ms
T3	2200	605		ms
T4	0 0	-	-	ms
T5	0	-	-	ms
Т6		-	1000	ms ^{*2}

Note:1. T6 describes VDDB dip condition and VDDB couldn't lower than 10% VDDB.




7. Mechanical Characteristics

The contents provide general mechanical characteristics for the model P550QVN06.3. In addition the figures in the next page are detailed mechanical drawing of the LCD.

	Item	Dimension	Unit	Note
	Horizontal	1231.4	mm	0
	Vertical	701.3	mm	5
Outline Dimension	Depth (Dmin)	10.8	mm	Front bezel to E Bezel
	Depth (Dmax)	26.4	mm	Front Bezel to Cover
Weight	14.	3	Kg	
ADR COX	For AVNIET			




Front View





Back View





8. Reliability Test Items

O DIS	ъргаут 		
Re	eliability Test Items		
	Test Item	Q'ty	Condition
1	High temperature storage test	3	60℃, 500hrs
2	Low temperature storage test	3	-20℃, 500hrs
3	High temperature operation test	3	50℃, 500hrs
4	Low temperature operation test	3	-5℃, 500hrs
5	Vibration test (With carton)	1(PKG)	Random wave (1.04Grms 2~200Hz) Duration: X,Y,Z 20min per axes
6	Drop test (With carton)	1(PKG)	Height: 25.4 cm Direction: Only bottom flat twice (ASTMD4169-I)

ADP confidential for Eillo international second sec



9. International Standard

9.1 Safety

- (1) UL 62368-1; Audio/video, information and communication technology equipment Part 1: Safety requirements.
- (2) IEC 62368-1; Audio/video, information and communication technology equipment Part 1: Safety requirements.
- (3) EN 62368-1; Audio/video, information and communication technology equipment Part 1; Safety requirements.

9.2EMC

- (1) CISPR 32 "Electromagnetic compatibility of multimedia equipment Emission requirements"
- (2) EN 55032 "Electromagnetic compatibility of multimedia equipment Emission requirements"



10. Packing

Definition of Label 10.1

A. Panel Label:



Green mark description

- (1) For Pb & Cd Free Product, ADP will add for identification.
- (2) For RoHs compatible products, ADP will add RoHS for identification.


Note: The green Mark will be present only when the green documents have been ready by ADP internal green team. (definition of green design follows the ADP green design checklist.)

B. Carton Label:






10.2 Packing Methods





10.3 Pallet and Shipment Information

	Item		Dooking Domosk		
	nem	Qty. Dimension		Weight (kg)	Packing Remark
	De aline DOV	70/5	4205*202*202	400.0	Box = 4.2kg
1	Packing BOX	/pcs/box	7pcs/box 1305mm*383mm*800mm	106.6	Cushion = 2.3kg
2	Pallet	1	1315mm*1150mm*138mm	17.1	
3	Boxes per Pallet	C B 20	3 boxes/pallet		
4	Panels per Pallet				
	Pallet after packing	21	1315mm*1150mm*938mm	336.9	





11. Precautions

Please pay attention to the followings when you use this TFT LCD module.

11.1. Mounting Precautions

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

11.2. Operating Precautions

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (2) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it may become lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may



be important to minimize the interface.

(7) The conductive material and signal cables are kept away from LED driver inductor to prevent abnormal display, sound noise and temperature rising.

11.3. Operating Condition for Public Information Display

The device listed in the product specification is designed and manufactured for PID (Public Information Display) application. To optimize module's lifetime and function, below operating usages are required.

- (1) Normal operating condition
 - A. Operating temperature: 0~50°C
 - B. Operating humidity: 10~90%
 - C. Display pattern: dynamic pattern (Real display).

 Note) Long-term static display would cause image sticking.
- (2) Operation usage to protect against image sticking due to long-term static display.
 - A. Suitable operating time: under 24 hours a day

 (* The moving picture can be allowed for 24 hours a day)
 - B. Liquid Crystal refresh time is required. Cycling display between 5 minutes' information (static) display and 10 seconds' moving image.
 - C. Periodically change background and character (image) color.
 - D. Avoid combination of background and character with large different luminance.
- (3) Periodically adopt one of the following actions after long time display.
 - A. Running the screen saver (motion picture or black pattern)
 - B. Power off the system for a while
- (4) LCD system is required to place in well-ventilated environment. Adapting active cooling system is highly recommended.
- (5) Product reliability and functions are only guaranteed when the product is used under right operation usages. If product will be used in extreme conditions, such as high temperature/ humidity, display stationary patterns, or long operation time etc..., it is strongly recommended to contact ADP for filed application engineering advice. Otherwise, its reliability and function may not be guaranteed. Extreme conditions are commonly found at airports, transit stations, banks, stock market and controlling systems.

11.4. Electrostatic Discharge Control

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.



11.5. Precautions for Strong Light Exposure

- (1) Strong light exposure causes degradation of polarizer and color filter.
- (2) To keep display function well as a digital signage application, especially the component of TFT is very sensitive to sunlight, it is necessary to set up blocking device protecting panel from radiation of ambient environment.

11.6. Storage

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5□ and 35□ at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.
- (3) Storage condition is guaranteed under packing conditions.
- (4) The phase transition of Liquid Crystal in the condition of the low or high storage temperature will be recovered when the LCD module returns to the normal condition.

11.7. Handling Precautions for Protection Film

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ionblown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

11.8. Dust Resistance

- (1) ADP module dust tests are conducted with marked areas (e.g., holes and slits around the front bezel and back cover) sealed, to comply with JIS D0207 (see Figure 1).
- (2) To prevent particles from entering the module, please ensure the set has all the highlighted areas (holes and slits) adequately sealed or covered by set mechanism.
- (3) ADP's testing procedure cannot replicate all real world operation scenarios. It is up to the module user to apply the most appropriate dust resistance solution for its particular application.



Figure 1

