

SPECIFICATION

PRODUCT NO. : X133DTLN-101

VERSION : Ver 1.0

ISSUED DATE : 2020-08-31

This module uses ROHS material

FOR CUSTOMER: _____

☐ : APPROVAL FOR SPECIFICATION

☒ : APPROVAL FOR SAMPLE

DATE	APPROVED BY

Xinli Optronics :

Presented by	Reviewed by	Organized by
		

Note:

1.Zhejiang Xinli Optoelectronics reserves the right to make changes without further notice to any products herein to improve reliability, function or design.

2.All rights are reserved. No one is permitted to reproduce or duplicate the whole or part of this document without zhejiang Xinli Optoelectronics' permission.

1. Record of Revision

[illegible]

CONTENTS

1.0	GENERAL DESCRIPTIONS.....	4
2.0	ABSOLUTE MAXIMUM RATINGS.....	6
3.0	OPTICAL CHARACTERISTICS.....	7
4.0	ELECTRICAL CHARACTERISTICS.....	11
5.0	MECHANICAL CHARACTERISTICS.....	18
6.0	RELIABILITY CONDITIONS.....	19
7.0	PACKAGE SPECIFICATION.....	19

1.0 General Descriptions

1.1 Introduction

The X133DTLN-101 is a Color Active Matrix Liquid Crystal Display with a back light system. The matrix uses a-Si Thin Film Transistor as a switching device. This TFT LCD has a 13.3 inch diagonally measured active display area with FHD resolution (1,920 horizontal by 1,080 vertical pixels array).

1.2 Features

- Supported FHD Resolution
- eDP Interface
- Wide View Angle
- Compatible with RoHS Standard


1.3 Product Summary

Items		Specifications	Unit
Screen Diagonal		13.3	inch
Active Area (H x V)		293.76×165.24	mm
Number of Pixels (H x V)		1,920 x 1,080	-
Pixel Pitch (H x V)		0.1530 x 0.1530	mm
Pixel Arrangement		R.G.B. Vertical Stripe	-
Display Mode		Normally Black	-
White Luminance		300 (Typ.)	cd /m ²
Contrast Ratio		1200 (Typ.)	-
Response Time		30 (Typ.)	ms
Input Voltage		3.3 (Typ.)	V
Power Consumption		3.7(Max.) @Mosaic Pattern	W
Weight		210 (Max.)	g
Outline Dimension (H x V x D)	PCB side	300.26 (Typ.) x 187.75 (Typ.) x 2.50 (Max.)	mm
	LCD side	300.26 (Typ.) x 187.75 (Typ.) x 2.40 (Max.)	mm
Electrical Interface (Logic)		eDP	-
Support Color		16.7 M (6bit+HFRC)	-
NTSC		72(Typ.)	%
Viewing Direction		All	-
Surface Treatment		AG	-

1.4 Functional Block Diagram


Figure 1 shows the functional block diagram of the LCD module.

Figure 1 Block Diagram



1.5 Pixel Mapping

Figure2 Pixel Mapping



2.0 Absolute Maximum Ratings

Table 1 Electrical & Environment Absolute Rating

Item	Symbol	Min.	Max.	Unit	Note
Logic Supply Voltage	V_{DD}	-0.3	3.6	V	(1),(2),(3),(4)
Logic Input Signal Voltage	V_{Signal}	0.2	0.4	V	
Operating Temperature	T_{gs}	0	50	°C	
Storage Temperature	T_a	-20	60	°C	


Note (1) All the parameters specified in the table are absolute maximum rating values that may cause faulty operation or unrecoverable damage, if exceeded. It is recommended to follow the typical value.

Note (2) All the contents of electro-optical specifications and display fineness are guaranteed under Normal Conditions. All the display fineness should be inspected under normal conditions. Normal conditions are defined as follow: Temperature: 25°C, Humidity: 55± 10%RH.

Note (3) Unpredictable results may occur when it was used in extreme conditions. T_a = Ambient Temperature, T_{gs} = Glass Surface Temperature. All the display fineness should be inspected under normal conditions.

Note (4) Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be lower than 46°C, and no condensation of water. Besides, protect the module from static electricity.

Figure 3 Absolute Ratings of Environment of the LCD Module



3.0 Optical Characteristics

The optical characteristics are measured under stable conditions as following notes.


Table 2 Optical Characteristics

Item	Conditions	Min.	Typ.	Max.	Unit	Note
Viewing Angle ($CR \geq 10$)	Horizontal	θ_{x+}	75	85	-	degree (1),(2),(3),(4),(8)
		θ_{x-}	75	85	-	
	Vertical	θ_{y+}	75	85	-	
		θ_{y-}	75	85	-	
Contrast Ratio	Center	1,000	1,200	-	-	(1),(2),(4),(8) $\theta_x = \theta_y = 0^\circ$
Response Time	Rising + Falling	-	30	35	ms	(1),(2),(5),(8) $\theta_x = \theta_y = 0^\circ$
Color Chromaticity (CIE1931)	Red x	Typ. -0.03	0.640	Typ. +0.03	-	(1),(2),(3),(8) $\theta_x = \theta_y = 0^\circ$
	Red y		0.330		-	
	Green x		0.300		-	
	Green y		0.600		-	
	Blue x		0.150		-	
	Blue y		0.060		-	
	White x		0.313		-	
	White y		0.329		-	
NTSC	-	67	72	-	%	(1),(2),(3),(8) $\theta_x = \theta_y = 0^\circ$
White Luminance	5 Points Average	255	300	375	cd/m ²	(1),(2),(6),(8) $\theta_x = \theta_y = 0^\circ$
Luminance	5 Points	80	-	-	%	(1),(2),(7),(8) $\theta_x = \theta_y = 0^\circ$
Uniformity	13 Points	60	-	-		

Note (1) Measurement Setup:

The LCD module should be stabilized at given ambient temperature (25℃) for 30 minutes to avoid abrupt temperature changing during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 30 minutes in the windless room.

Figure 4 Measurement Setup




Note (2) The LED input parameter setting as:

$$V_{\text{LED}} = 12\text{V}$$

PWM_LED: Duty 100%

Note (3) Definition of Viewing Angle

Figure 5 Definition of Viewing Angle




Note (4) Definition of Contrast Ratio (CR)

The contrast ratio can be calculated by the following expression:

$$\text{Contrast Ratio (CR)} = L_{255} / L_0$$


L255: Luminance of gray level 255, L0: Luminance of gray level 0

Note (5) Definition of Response Time (T_R , T_F)**Figure 6 Definition of Response Time****Note (6) Definition of Luminance White**

Measure the luminance of gray level 255 (Ref.: Active Area)

$$\text{Display Luminance} = (L_1 + L_2 + L_3 + L_4 + L_5) / 5$$

H—Active Area Width, V—Active Area Height, L—Luminance

Figure 7 Measurement Locations of 5 Points**Note (7) Definition of Luminance Uniformity (Ref.: Active Area)**

Measure the luminance of gray level 255 at 5 points.


$$\text{Luminance Uniformity} = \text{Min.}(L_1, L_2, \dots L_5) / \text{Max.}(L_1, L_2, \dots L_5)$$

Measure the luminance of gray level 255 at 13 points.

Luminance Uniformity= $\text{Min.}(L1, L2, \dots L13) / \text{Max.}(L1, L2, \dots L13)$

H—Active Area Width, V—Active Area Height, L—Luminance

Figure 8 Measurement Locations of 13 Points



Note (8) All optical data based on XINLI given system & nominal parameter & testing machine in this document.

4.0 Electrical Characteristics

4.1 Interface Connector

Table 3 Signal Connector Type

Item	Description
Manufacturer / Type	IPEX 20455-030E

Table 4 Signal Connector Pin Assignment

Pin No.	Symbol	Description	Remarks
1	NC Reserved	Reserved for LCD manufacturer's use	-
2	GND	High Speed Ground	-
3	Lane1_N	Complement Signal Link Lane 1	-
4	Lane1_P	True Signal Link Lane 1	-
5	GND	High Speed Ground	-
6	Lane0_N	Complement Signal Link Lane 0	-
7	Lane0_P	True Signal Link Lane 0	-
8	GND	High Speed Ground	-
9	AUX_CH_P	True Signal Auxiliary Channel	-
10	AUX_CH_N	Complement Signal Auxiliary Channel	-
11	GND	High Speed Ground	-
12	VDD	LCD logic and driver power	-
13	VDD	LCD logic and driver power	-
14	NC	LCD Panel Self Test Enable	-
15	GND	LCD logic and driver ground	-
16	GND	LCD logic and driver ground	-
17	HPD	HPD signal pin	-
18	BL_GND	LED Backlight ground	-
19	BL_GND	LED Backlight ground	-
20	BL_GND	LED Backlight ground	-
21	BL_GND	LED Backlight ground	-
22	BL_ENABLE	LED Backlight control on/off control	-
23	BL_PWM	System PWM signal input for dimming	-
24	Hsync	Hsync for Pen Touch	-
25	NC Reserved	Reserved for LCD manufacturer's use	-
26	VLED	LED Backlight power (12V Typical)	-
27	VLED	LED Backlight power (12V Typical)	-
28	VLED	LED Backlight power (12V Typical)	-
29	VLED	LED Backlight power (12V Typical)	-
30	NC Reserved	Reserved for LCD manufacturer's use	-

4.2 Signal Electrical Characteristics

Table 5 Display Port Main Link

Parameter	Description	Min.	Typ.	Max.	Unit
V_{CM}	Differentia Common Mode Voltage	0	-	2.0	V
$V_{Diff\ P-P}$ Level 1	Differential Peak to Peak Voltage Level 1	0.34	0.40	0.46	V
$V_{Diff\ P-P}$ Level 2	Differential Peak to Peak Voltage Level 2	0.51	0.60	0.68	V
$V_{Diff\ P-P}$ Level 3	Differential Peak to Peak Voltage Level 3	0.69	0.80	0.92	V
$V_{Diff\ P-P}$ Level 4	Differential Peak to Peak Voltage Level 4	1.02	1.20	1.38	V

Note: (1) Input signals shall be low or Hi- resistance state when VDD is off.

(2) It is recommended to refer the specifications of VESA Display Port Standard V1.2 in detail.

(3) Follow as VESA display port standard V1.2 at both 1.62 and 2.7Gbps linkrates.

Figure 9 Display Port Main Link Signal




Figure10 Display Port AUX_CH Signal




Table 6 Display Port AUX_CH

Parameter	Description	Min.	Typ.	Max.	Unit
V_{CM}	Differentia Common Mode Voltage	0	$V_{DD}/2$	2	V
$V_{Diff\ P-P}$	Differential Peak to Peak Voltage	0.39	-	1.38	V

Note: Follow as VESA display port standard V1.2.

Table 7 Display Port V_{HPD}

Parameter	Description	Min.	Typ.	Max.	Unit
V_{HPD}	HPD Voltage	2.25	-	3.60	V

Note: Follow as VESA display port standard V1.2.

4.3 Interface Timings

Table 8 Interface Timings

Parameter	Symbol	Min.	Typ.	Max.	Unit
Clock Frequency	Fclk	87.9	138.5	145.4	MHz
H Total Time	HT	2040	2080	2120	Clocks
H Active Time	HA	1,920			Clocks
V Total Time	VT	1104	1112	1120	Lines
V Active Time	VA	1,080			Lines
Frame Rate	FV	48	60	65	Hz

Note (1): $HT \cdot VT \cdot FV < 145.4 \text{ MHz}$

Note (2): All reliabilities are specified for timing specification based on refresh rate of 60Hz.

However, X133DTLT-101 has a good actual performance even at lower refresh rate (e.g. 48Hz) for power saving mode, whereas X133DTLT-101 is secured only for function under lower refresh rate; 60Hz at Normal mode, 48Hz at Power save mode.

4.4 Input Power Specifications

Input power specifications are as follows.


Table 9 Input Power Specifications

Parameter		Symbol	Min.	Typ.	Max.	Unit	Note
System Power Supply							
LCD Drive Voltage (Logic)		V _{DD}	3	3.3	3.6	V	(1),(2),(3)
VDD Current	Mosaic Pattern	I _{DD}	-	-	0.27	A	(1),(4)
VDD Power Consumption	Mosaic Pattern	P _{DD}	-	-	0.9	W	
Rush Current		I _{Rush}	-	-	1.5	A	(1),(5)
Allowable Logic/LCD Drive Ripple Voltage		V _{VDD-RP}	-	-	200	mV	(1)
LED Power Supply							
LED Input Voltage		V _{LED}	5	12	21	V	(1),(2)
LED Power Consumption		P _{LED}	-	-	2.8	W	(1),(6)
LED Forward Voltage		V _F	-	-	3.0	V	(1),(2)
LED Forward Current		I _F	-	19.3	-	mA	
PWM Signal Voltage	High	V _{PWM}	1.2	3.3	3.6	V	
	Low		-	0	0.4		
LED Enable Voltage	High	V _{LED_EN}	1.2	3.3	3.6	V	
	Low		-	0	0.4		
Input PWM Frequency		F _{PWM}	100	200	1000	Hz	(1),(2),(7)
Duty Ratio		PWM	1	-	100	%	(1),(8)
LED Life Time		LT	15,000	25,000	-	Hours	(1),(9)

Note (1) All of the specifications are guaranteed under normal conditions. Normal conditions are defined as follow: Temperature: 25°C, Humidity: 55± 10%RH.

Note (2) All of the absolute maximum ratings specified in the table, if exceeded, may cause faulty operation or unrecoverable damage. It is recommended to follow the typical value.

Figure 11 VDD Power Dip




Test criteria:


- 1) $2.4 \leq \text{Test Voltage} \leq 3.3\text{V}$: Normal operation
- 2) $2.0\text{V} \leq \text{Test Voltage} < 2.4\text{V}$: No abnormal display after back to 3.3V input.

Note (4) The specified V_{DD} current and power consumption are measured under the $V_{DD} = 3.3\text{ V}$, $F_V = 60\text{ Hz}$ condition and Mosaic Pattern.

Figure 12 Mosaic pattern



Note (5) The figures below is the measuring condition of V_{DD} . Rush current can be measured when T_{RUSH} is 0.5 ms.

Figure 13 V_{DD} Rising Time

Note (6) The power consumption of LED Driver are under the $V_{LED} = 12.0\text{V}$, Dimming of Max luminance.

Note (7) Although acceptable range as defined, the dimming ratio is not effective at all conditions. The PWM frequency should be fixed and stable for more consistent luminance control at any

specific level desired.

Note (8) The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.

Note (9) The life time is determined as the sum of the lighting time till the luminance of LCD at the typical LED current reducing to 50% of the minimum value under normal operating condition.

4.5 Power ON/OFF Sequence

Interface signals are also shown in the chart. Signals from any system shall be Hi- resistance state or low level when VDD voltage is off.

Figure 14 Power Sequence




Table 10 Power Sequencing Requirements

Parameter	Symbol	Min.	Typ.	Max.	Unit
VDD Rise Time (10% to 90%)	T1	0.5	-	10	ms
Delay from VDD to automatic Black Video generation	T2	0	-	200	ms
Delay from VDD to HPD high	T3	0	-	200	ms
Delay from HPD high to link training initialization	T4	-	-	-	ms
Link training duration	T5	-	-	-	ms
Link idle	T6	-	-	-	ms
Delay from valid video data from Source to video on display	T7	0	-	50	ms
Delay from valid video data from Source to backlight enable	T8	-	-	-	ms
Delay from backlight disable to end of valid video date	T9	-	-	-	ms
Delay from end of valid video data from Source to VDD off	T10	0	-	500	ms
VDD fall time (90% to 10%)	T11	0	-	10	ms
VDD off time	T12	500	-	-	ms
Delay from VLED to PWM	T13	0	-	-	ms
Delay from VLED to backlight enable	T14	0	-	-	ms
Delay from backlight disable to VLED off	T15	0	-	-	ms
Delay from PWM off to VLED off	T16	0	-	-	ms

6.0 Reliability Conditions

Table 12 Reliability Condition

Item		Package	Test Conditions		Note
High Temperature/High Humidity Operating Test		Module	T _{gs} =(50℃ , 80%RH, 1000 hours)		(1),(2),(3), (4)
Low Temperature Operating Test		Module	T _a =0℃ , 500 hours		
High Temperature Storage Test		Module	T _a =60℃ , 240 hours		(1),(3),(4)
Low Temperature Storage Test		Module	T _a =-20℃ , 240 hours		
Shock Non-operating Test		Module	210G, 3ms half-sine ±x ±y ±z each aixs/1times 50G, 18msec Trapezoidal ±x ±y ±z each aixs/1times		(1),(3),(5)
Vibration Non-operating Test		Module	1.5G , 10~200 Hz , x 、 y 、 z each axis/30min.		
ESD Test	Operating	Module	Contact	±8KV, 150pF(330Ohm)	(1),(2),(6)
			Air	±15KV, 150pF(330Ohm)	

Note (1) A sample can only have one test. Outward appearance, image quality and optical data can only be checked at normal conditions according to the XINLI document before reliable test. Only check the function of the module after reliability test.

Note (2) The setting of electrical parameters should follow the typical value before reliability test.

Note (3) During the test, it is unacceptable to have condensate water remains. Besides, protect the module from static electricity.

Note (4) The sample must be released for 24 hours under normal conditions before judging.

Furthermore, all the judgment must be made under normal conditions. Normal conditions are defined as follow: Temperature: 25°C , Humidity: $55 \pm 10\%\text{RH}$. T_a = Ambient Temperature, T_{gs} = Glass Surface Temperature.

Note (5) The module should be fixed firmly in order to avoid twisting and bending.

Note (6) It could be regarded as pass, when the module recovers from function fault caused by ESD after resetting.

7.0 Package Specification

TBD